Home
last modified time | relevance | path

Searched refs:OTG_VERTICAL_INTERRUPT0_CONTROL (Results 1 – 21 of 21) sorted by relevance

/linux-6.12.1/drivers/gpu/drm/amd/display/dc/irq/dcn303/
Dirq_service_dcn303.c198 OTG_VERTICAL_INTERRUPT0_CONTROL, OTG_VERTICAL_INTERRUPT0_INT_ENABLE,\
199 OTG_VERTICAL_INTERRUPT0_CONTROL, OTG_VERTICAL_INTERRUPT0_CLEAR),\
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/irq/dcn201/
Dirq_service_dcn201.c220 OTG_VERTICAL_INTERRUPT0_CONTROL, OTG_VERTICAL_INTERRUPT0_INT_ENABLE,\
221 OTG_VERTICAL_INTERRUPT0_CONTROL, OTG_VERTICAL_INTERRUPT0_CLEAR),\
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/irq/dcn20/
Dirq_service_dcn20.c266 OTG_VERTICAL_INTERRUPT0_CONTROL, OTG_VERTICAL_INTERRUPT0_INT_ENABLE,\
267 OTG_VERTICAL_INTERRUPT0_CONTROL, OTG_VERTICAL_INTERRUPT0_CLEAR),\
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/irq/dcn10/
Dirq_service_dcn10.c261 OTG_VERTICAL_INTERRUPT0_CONTROL, OTG_VERTICAL_INTERRUPT0_INT_ENABLE,\
262 OTG_VERTICAL_INTERRUPT0_CONTROL, OTG_VERTICAL_INTERRUPT0_CLEAR),\
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/irq/dcn32/
Dirq_service_dcn32.c284 OTG_VERTICAL_INTERRUPT0_CONTROL, OTG_VERTICAL_INTERRUPT0_INT_ENABLE,\
285 OTG_VERTICAL_INTERRUPT0_CONTROL, OTG_VERTICAL_INTERRUPT0_CLEAR),\
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/irq/dcn315/
Dirq_service_dcn315.c290 OTG_VERTICAL_INTERRUPT0_CONTROL, OTG_VERTICAL_INTERRUPT0_INT_ENABLE,\
291 OTG_VERTICAL_INTERRUPT0_CONTROL, OTG_VERTICAL_INTERRUPT0_CLEAR),\
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/irq/dcn302/
Dirq_service_dcn302.c274 OTG_VERTICAL_INTERRUPT0_CONTROL, OTG_VERTICAL_INTERRUPT0_INT_ENABLE,\
275 OTG_VERTICAL_INTERRUPT0_CONTROL, OTG_VERTICAL_INTERRUPT0_CLEAR),\
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/irq/dcn401/
Dirq_service_dcn401.c263 OTG_VERTICAL_INTERRUPT0_CONTROL, OTG_VERTICAL_INTERRUPT0_INT_ENABLE,\
264 OTG_VERTICAL_INTERRUPT0_CONTROL, OTG_VERTICAL_INTERRUPT0_CLEAR),\
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/irq/dcn314/
Dirq_service_dcn314.c285 OTG_VERTICAL_INTERRUPT0_CONTROL, OTG_VERTICAL_INTERRUPT0_INT_ENABLE,\
286 OTG_VERTICAL_INTERRUPT0_CONTROL, OTG_VERTICAL_INTERRUPT0_CLEAR),\
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/irq/dcn30/
Dirq_service_dcn30.c302 OTG_VERTICAL_INTERRUPT0_CONTROL, OTG_VERTICAL_INTERRUPT0_INT_ENABLE,\
303 OTG_VERTICAL_INTERRUPT0_CONTROL, OTG_VERTICAL_INTERRUPT0_CLEAR),\
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/irq/dcn31/
Dirq_service_dcn31.c283 OTG_VERTICAL_INTERRUPT0_CONTROL, OTG_VERTICAL_INTERRUPT0_INT_ENABLE,\
284 OTG_VERTICAL_INTERRUPT0_CONTROL, OTG_VERTICAL_INTERRUPT0_CLEAR),\
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/irq/dcn21/
Dirq_service_dcn21.c288 OTG_VERTICAL_INTERRUPT0_CONTROL, OTG_VERTICAL_INTERRUPT0_INT_ENABLE,\
289 OTG_VERTICAL_INTERRUPT0_CONTROL, OTG_VERTICAL_INTERRUPT0_CLEAR),\
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/irq/dcn35/
Dirq_service_dcn35.c272 OTG_VERTICAL_INTERRUPT0_CONTROL, OTG_VERTICAL_INTERRUPT0_INT_ENABLE,\
273 OTG_VERTICAL_INTERRUPT0_CONTROL, OTG_VERTICAL_INTERRUPT0_CLEAR),\
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/irq/dcn351/
Dirq_service_dcn351.c251 OTG_VERTICAL_INTERRUPT0_CONTROL, OTG_VERTICAL_INTERRUPT0_INT_ENABLE,\
252 OTG_VERTICAL_INTERRUPT0_CONTROL, OTG_VERTICAL_INTERRUPT0_CLEAR),\
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/optc/dcn10/
Ddcn10_optc.h69 SRI(OTG_VERTICAL_INTERRUPT0_CONTROL, OTG, inst),\
148 uint32_t OTG_VERTICAL_INTERRUPT0_CONTROL; member
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/optc/dcn314/
Ddcn314_optc.h68 SRI(OTG_VERTICAL_INTERRUPT0_CONTROL, OTG, inst),\
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/optc/dcn31/
Ddcn31_optc.h67 SRI(OTG_VERTICAL_INTERRUPT0_CONTROL, OTG, inst),\
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/resource/dcn35/
Ddcn35_resource.h255 SRI_ARR(OTG_VERTICAL_INTERRUPT0_CONTROL, OTG, inst),\
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/optc/dcn30/
Ddcn30_optc.h72 SRI(OTG_VERTICAL_INTERRUPT0_CONTROL, OTG, inst),\
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/resource/dcn401/
Ddcn401_resource.h508 SRI_ARR(OTG_VERTICAL_INTERRUPT0_CONTROL, OTG, inst), \
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/resource/dcn32/
Ddcn32_resource.h1026 SRI_ARR(OTG_VERTICAL_INTERRUPT0_CONTROL, OTG, inst), \