| /linux-6.12.1/drivers/clk/uniphier/ |
| D | clk-uniphier-sys.c | 12 UNIPHIER_CLK_FACTOR("sd-200m", -1, "spll", 1, 8), \
16 UNIPHIER_CLK_FACTOR("sd-200m", -1, "spll", 1, 12), \
17 UNIPHIER_CLK_FACTOR("sd-133m", -1, "spll", 1, 18)
20 UNIPHIER_CLK_FACTOR("sd-200m", -1, "spll", 1, 10), \
21 UNIPHIER_CLK_FACTOR("sd-133m", -1, "spll", 1, 15)
24 UNIPHIER_CLK_FACTOR("sd-200m", -1, "spll", 1, 4), \
25 UNIPHIER_CLK_FACTOR("sd-133m", -1, "spll", 1, 6)
28 UNIPHIER_CLK_FACTOR("nand-50m", -1, "spll", 1, 32), \
32 UNIPHIER_CLK_FACTOR("nand-50m", -1, "spll", 1, 48), \
36 UNIPHIER_CLK_FACTOR("nand-50m", -1, "spll", 1, 40), \
[all …]
|
| /linux-6.12.1/drivers/gpu/drm/radeon/ |
| D | radeon_clocks.c | 42 struct radeon_pll *spll = &rdev->clock.spll; in radeon_legacy_get_engine_clock() local
48 fb_div *= spll->reference_freq; in radeon_legacy_get_engine_clock()
111 struct radeon_pll *spll = &rdev->clock.spll; in radeon_read_clocks_OF() local
150 spll->reference_freq = mpll->reference_freq = p1pll->reference_freq; in radeon_read_clocks_OF()
151 spll->reference_div = mpll->reference_div = in radeon_read_clocks_OF()
186 struct radeon_pll *spll = &rdev->clock.spll; in radeon_get_clock_info() local
214 if (spll->reference_div < 2) in radeon_get_clock_info()
215 spll->reference_div = in radeon_get_clock_info()
220 mpll->reference_div = spll->reference_div; in radeon_get_clock_info()
233 spll->reference_freq = 1432; in radeon_get_clock_info()
[all …]
|
| D | radeon_combios.c | 720 struct radeon_pll *spll = &rdev->clock.spll; in radeon_combios_get_clock_info() local
747 spll->reference_freq = RBIOS16(pll_info + 0x1a); in radeon_combios_get_clock_info()
748 spll->reference_div = RBIOS16(pll_info + 0x1c); in radeon_combios_get_clock_info()
749 spll->pll_out_min = RBIOS32(pll_info + 0x1e); in radeon_combios_get_clock_info()
750 spll->pll_out_max = RBIOS32(pll_info + 0x22); in radeon_combios_get_clock_info()
753 spll->pll_in_min = RBIOS32(pll_info + 0x48); in radeon_combios_get_clock_info()
754 spll->pll_in_max = RBIOS32(pll_info + 0x4c); in radeon_combios_get_clock_info()
757 spll->pll_in_min = 40; in radeon_combios_get_clock_info()
758 spll->pll_in_max = 500; in radeon_combios_get_clock_info()
|
| D | radeon_atombios.c | 1135 struct radeon_pll *spll = &rdev->clock.spll; in radeon_atom_get_clock_info() local
1188 spll->reference_freq = in radeon_atom_get_clock_info()
1191 spll->reference_freq = in radeon_atom_get_clock_info()
1193 spll->reference_div = 0; in radeon_atom_get_clock_info()
1195 spll->pll_out_min = in radeon_atom_get_clock_info()
1197 spll->pll_out_max = in radeon_atom_get_clock_info()
1201 if (spll->pll_out_min == 0) { in radeon_atom_get_clock_info()
1203 spll->pll_out_min = 64800; in radeon_atom_get_clock_info()
1205 spll->pll_out_min = 20000; in radeon_atom_get_clock_info()
1208 spll->pll_in_min = in radeon_atom_get_clock_info()
[all …]
|
| D | rv6xx_dpm.c | 163 u32 ref_clk = rdev->clock.spll.reference_freq; in rv6xx_output_stepping()
428 u32 ref_clk = rdev->clock.spll.reference_freq; in rv6xx_compute_count_for_delay()
551 u32 ref_clk = rdev->clock.spll.reference_freq; in rv6xx_program_engine_spread_spectrum()
840 u32 ref_clk = rdev->clock.spll.reference_freq; in rv6xx_program_bsp()
|
| D | rv740_dpm.c | 130 u32 reference_clock = rdev->clock.spll.reference_freq; in rv740_populate_sclk_value()
|
| /linux-6.12.1/drivers/clk/imx/ |
| D | clk-imx31.c | 33 static const char *mcu_main_sel[] = { "spll", "mpll", };
35 static const char *csi_sel[] = { "upll", "spll", };
36 static const char *fir_sel[] = { "mcu_main", "upll", "spll" };
39 dummy, ckih, ckil, mpll, spll, upll, mcu_main, hsp, ahb, nfc, ipg, enumerator
59 clk[spll] = imx_clk_pllv1(IMX_PLLV1_IMX31, "spll", "ckih", base + MXC_CCM_SRPCTL); in _mx31_clocks_init()
87 clk[ssi1_gate] = imx_clk_gate2("ssi1_gate", "spll", base + MXC_CCM_CGR0, 24); in _mx31_clocks_init()
107 clk[ssi2_gate] = imx_clk_gate2("ssi2_gate", "spll", base + MXC_CCM_CGR2, 0); in _mx31_clocks_init()
|
| D | clk-imx7ulp.c | 24 static const char * const spll_sels[] = { "spll", "spll_pfd_sel", };
34 /* used by sosc/sirc/firc/ddr/spll/apll dividers */
82 …hws[IMX7ULP_CLK_SPLL] = imx_clk_hw_pllv4(IMX_PLLV4_IMX7ULP, "spll", "spll_pre_div", base + 0x600… in imx7ulp_clk_scg1_init()
90 /* SPLL PFDs */ in imx7ulp_clk_scg1_init()
91 …hws[IMX7ULP_CLK_SPLL_PFD0] = imx_clk_hw_pfdv2(IMX_PFDV2_IMX7ULP, "spll_pfd0", "spll", base + 0x60C… in imx7ulp_clk_scg1_init()
92 …hws[IMX7ULP_CLK_SPLL_PFD1] = imx_clk_hw_pfdv2(IMX_PFDV2_IMX7ULP, "spll_pfd1", "spll", base + 0x60C… in imx7ulp_clk_scg1_init()
93 …hws[IMX7ULP_CLK_SPLL_PFD2] = imx_clk_hw_pfdv2(IMX_PFDV2_IMX7ULP, "spll_pfd2", "spll", base + 0x60C… in imx7ulp_clk_scg1_init()
94 …hws[IMX7ULP_CLK_SPLL_PFD3] = imx_clk_hw_pfdv2(IMX_PFDV2_IMX7ULP, "spll_pfd3", "spll", base + 0x60C… in imx7ulp_clk_scg1_init()
|
| D | clk-imx27.c | 33 static const char *vpu_sel_clks[] = { "spll", "mpll_main2", };
39 "ckih_gate", "mpll", "spll", "cpu_div",
64 clk[IMX27_CLK_SPLL] = imx_clk_pllv1(IMX_PLLV1_IMX27, "spll", "ckih_gate", CCM_SPCTL0); in _mx27_clocks_init()
65 clk[IMX27_CLK_SPLL_GATE] = imx_clk_gate("spll_gate", "spll", CCM_CSCR, 1); in _mx27_clocks_init()
|
| D | clk-imx1.c | 48 clk[IMX1_CLK_SPLL] = imx_clk_pllv1(IMX_PLLV1_IMX1, "spll", "prem", CCM_SPCTL0); in mx1_clocks_init_dt()
49 clk[IMX1_CLK_SPLL_GATE] = imx_clk_gate("spll_gate", "spll", CCM_CSCR, 1); in mx1_clocks_init_dt()
|
| /linux-6.12.1/drivers/clk/microchip/ |
| D | clk-core.c | 75 /* SoC specific clock needed during SPLL clock rate switch */
628 pr_warn("spll: no match found\n"); in spll_calc_mult_div()
689 * We can't change SPLL counters when it is in-active use in spll_clk_set_rate()
725 /* SPLL clock operation */
735 struct pic32_sys_pll *spll; in pic32_spll_clk_register() local
738 spll = devm_kzalloc(core->dev, sizeof(*spll), GFP_KERNEL); in pic32_spll_clk_register()
739 if (!spll) in pic32_spll_clk_register()
742 spll->core = core; in pic32_spll_clk_register()
743 spll->hw.init = &data->init_data; in pic32_spll_clk_register()
744 spll->ctrl_reg = data->ctrl_reg + core->iobase; in pic32_spll_clk_register()
[all …]
|
| D | clk-pic32mzda.c | 23 /* SPLL fields */
|
| /linux-6.12.1/drivers/gpu/drm/amd/amdgpu/ |
| D | amdgpu_atomfirmware.c | 708 struct amdgpu_pll *spll = &adev->clock.spll; in amdgpu_atomfirmware_get_clock_info() local
743 spll->reference_freq = le32_to_cpu(smu_info->v31.core_refclk_10khz); in amdgpu_atomfirmware_get_clock_info()
745 spll->reference_freq = le32_to_cpu(smu_info->v40.core_refclk_10khz); in amdgpu_atomfirmware_get_clock_info()
747 spll->reference_div = 0; in amdgpu_atomfirmware_get_clock_info()
748 spll->min_post_div = 1; in amdgpu_atomfirmware_get_clock_info()
749 spll->max_post_div = 1; in amdgpu_atomfirmware_get_clock_info()
750 spll->min_ref_div = 2; in amdgpu_atomfirmware_get_clock_info()
751 spll->max_ref_div = 0xff; in amdgpu_atomfirmware_get_clock_info()
752 spll->min_feedback_div = 4; in amdgpu_atomfirmware_get_clock_info()
753 spll->max_feedback_div = 0xff; in amdgpu_atomfirmware_get_clock_info()
[all …]
|
| D | amdgpu_atombios.c | 570 struct amdgpu_pll *spll = &adev->clock.spll; in amdgpu_atombios_get_clock_info() local
616 spll->reference_freq = in amdgpu_atombios_get_clock_info()
618 spll->reference_div = 0; in amdgpu_atombios_get_clock_info()
620 spll->pll_out_min = in amdgpu_atombios_get_clock_info()
622 spll->pll_out_max = in amdgpu_atombios_get_clock_info()
626 if (spll->pll_out_min == 0) in amdgpu_atombios_get_clock_info()
627 spll->pll_out_min = 64800; in amdgpu_atombios_get_clock_info()
629 spll->pll_in_min = in amdgpu_atombios_get_clock_info()
631 spll->pll_in_max = in amdgpu_atombios_get_clock_info()
634 spll->min_post_div = 1; in amdgpu_atombios_get_clock_info()
[all …]
|
| /linux-6.12.1/drivers/gpu/drm/nouveau/nvkm/subdev/clk/ |
| D | nv40.c | 36 u32 spll; member
175 clk->spll = 0xc0000000 | (log2P << 16) | (N1 << 8) | M1; in nv40_clk_calc()
178 clk->spll = 0x00000000; in nv40_clk_calc()
193 nvkm_mask(device, 0x004008, 0xc007ffff, clk->spll); in nv40_clk_prog()
|
| D | mcp77.c | 237 /* sclk: nvpll + divisor, href or spll */ in mcp77_clk_calc()
272 nvkm_debug(subdev, " spll: %08x %08x %08x\n", in mcp77_clk_calc()
285 nvkm_debug(subdev, "shader: spll\n"); in mcp77_clk_calc()
|
| D | nv50.c | 468 /* shader: tie to nvclk if possible, otherwise use spll. have to be in nv50_clk_calc()
475 clk_mask(hwsq, spll[0], 0xc03f0100, (P1 << 19) | (P1 << 16)); in nv50_clk_calc()
482 clk_mask(hwsq, spll[0], 0xc03f0100, in nv50_clk_calc()
484 clk_mask(hwsq, spll[1], 0x0000ffff, (N << 8) | M); in nv50_clk_calc()
|
| /linux-6.12.1/arch/mips/pic32/pic32mzda/ |
| D | early_clk.c | 18 #define SPLL 1 macro
71 case SPLL: in pic32_get_sysclk()
|
| /linux-6.12.1/drivers/clk/rockchip/ |
| D | clk-rk3576.c | 285 PNAME(gpll_spll_p) = { "gpll", "spll" };
288 PNAME(gpll_cpll_24m_spll_p) = { "gpll", "cpll", "xin24m", "spll" };
290 PNAME(gpll_cpll_aupll_spll_p) = { "gpll", "cpll", "aupll", "spll" };
291 PNAME(gpll_cpll_aupll_spll_lpll_p) = { "gpll", "cpll", "aupll", "spll", "lpll_dummy" };
292 PNAME(gpll_cpll_spll_bpll_p) = { "gpll", "cpll", "spll", "bpll_dummy" };
294 PNAME(gpll_spll_cpll_bpll_lpll_p) = { "gpll", "spll", "cpll", "bpll_dummy", "lpll_dummy" };
296 PNAME(gpll_cpll_spll_aupll_bpll_p) = { "gpll", "cpll", "spll", "aupll", "bpll_dummy" };
297 PNAME(gpll_cpll_spll_bpll_lpll_p) = { "gpll", "cpll", "spll", "bpll_dummy", "lpll_dummy" };
298 PNAME(gpll_cpll_spll_lpll_bpll_p) = { "gpll", "cpll", "spll", "lpll_dummy", "bpll_dummy" };
300 PNAME(gpll_spll_aupll_bpll_lpll_p) = { "gpll", "spll", "aupll", "bpll_dummy", "lpll_dummy" };
[all …]
|
| D | clk-rk3588.c | 453 PNAME(gpll_spll_p) = { "gpll", "spll" };
458 PNAME(gpll_cpll_24m_spll_p) = { "gpll", "cpll", "xin24m", "spll" };
459 PNAME(gpll_cpll_aupll_spll_p) = { "gpll", "cpll", "aupll", "spll" };
462 PNAME(gpll_cpll_v0pll_spll_p) = { "gpll", "cpll", "v0pll", "spll" };
463 PNAME(gpll_cpll_aupll_npll_spll_p) = { "gpll", "cpll", "aupll", "npll", "spll" };
464 PNAME(gpll_cpll_dmyaupll_npll_spll_p) = { "gpll", "cpll", "dummy_aupll", "npll", "spll" };
465 PNAME(gpll_cpll_npll_aupll_spll_p) = { "gpll", "cpll", "npll", "aupll", "spll" };
467 PNAME(mux_24m_spll_gpll_cpll_p) = { "xin24m", "spll", "gpll", "cpll" };
533 PNAME(mux_24m_ppll_spll_p) = { "xin24m", "ppll", "spll" };
|
| /linux-6.12.1/arch/arm/mach-imx/ |
| D | pm-imx27.c | 30 /* Clear MPEN and SPEN to disable MPLL/SPLL */ in mx27_suspend_enter()
|
| /linux-6.12.1/Documentation/devicetree/bindings/clock/ |
| D | imx31-clock.yaml | 23 spll 4
|
| /linux-6.12.1/drivers/gpu/drm/i915/display/ |
| D | intel_dpll_mgr.h | 77 * @DPLL_ID_SPLL: HSW and BDW SPLL
193 u32 spll; member
|
| D | intel_dpll_mgr.c | 706 intel_de_write(i915, SPLL_CTL, hw_state->spll); in hsw_ddi_spll_enable()
779 hw_state->spll = val; in hsw_ddi_spll_get_hw_state()
1153 hw_state->spll = in hsw_ddi_spll_compute_dpll()
1177 switch (hw_state->spll & SPLL_FREQ_MASK) { in hsw_ddi_spll_get_freq()
1188 drm_WARN(&i915->drm, 1, "bad spll freq\n"); in hsw_ddi_spll_get_freq()
1253 drm_printf(p, "dpll_hw_state: wrpll: 0x%x spll: 0x%x\n", in hsw_dump_hw_state()
1254 hw_state->wrpll, hw_state->spll); in hsw_dump_hw_state()
1264 a->spll == b->spll; in hsw_compare_hw_state()
1309 { .name = "SPLL", .funcs = &hsw_ddi_spll_funcs, .id = DPLL_ID_SPLL, },
|
| /linux-6.12.1/drivers/video/fbdev/aty/ |
| D | radeon_pm.c | 1477 /* Switch SPLL to PCI source */ in radeon_pm_start_mclk_sclk()
1481 /* Reconfigure SPLL charge pump, VCO gain, duty cycle */ in radeon_pm_start_mclk_sclk()
1488 /* Set SPLL feedback divider */ in radeon_pm_start_mclk_sclk()
1493 /* Power up SPLL */ in radeon_pm_start_mclk_sclk()
1500 /* Release SPLL reset */ in radeon_pm_start_mclk_sclk()
1653 /* Reconfigure SPLL charge pump, VCO gain, duty cycle, in radeon_pm_restore_pixel_pll()
|