Home
last modified time | relevance | path

Searched +full:dpi +full:- +full:to +full:- +full:lvds (Results 1 – 18 of 18) sorted by relevance

/linux-6.12.1/Documentation/devicetree/bindings/display/bridge/
Dlontium,lt9211.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Lontium LT9211 DSI/LVDS/DPI to DSI/LVDS/DPI bridge.
10 - Marek Vasut <marex@denx.de>
13 The LT9211 are bridge devices which convert Single/Dual-Link DSI/LVDS
14 or Single DPI to Single/Dual-Link DSI/LVDS or Single DPI.
19 - lontium,lt9211
27 reset-gpios:
29 description: GPIO connected to active high RESET pin.
[all …]
Dfsl,ldb.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Freescale i.MX8MP DPI to LVDS bridge chip
10 - Marek Vasut <marex@denx.de>
14 for configuring the on-SoC DPI-to-LVDS serializer. This describes
20 - fsl,imx6sx-ldb
21 - fsl,imx8mp-ldb
22 - fsl,imx93-ldb
27 clock-names:
[all …]
Dmicrochip,sam9x75-lvds.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/display/bridge/microchip,sam9x75-lvds.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Microchip SAM9X75 LVDS Controller
10 - Dharma Balasubiramani <dharma.b@microchip.com>
14 format conversion from the LCD Controller internal DPI bus to OpenLDI
15 LVDS output signals. LVDSC functions include bit mapping, balanced mode
20 const: microchip,sam9x75-lvds
30 - description: Peripheral Bus Clock
[all …]
Dfsl,imx8qxp-pxl2dpi.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/display/bridge/fsl,imx8qxp-pxl2dpi.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Freescale i.MX8qxp Pixel Link to Display Pixel Interface
10 - Liu Ying <victor.liu@nxp.com>
13 The Freescale i.MX8qxp Pixel Link to Display Pixel Interface(PXL2DPI)
14 interfaces the pixel link 36-bit data output and the DSI controller’s
15 MIPI-DPI 24-bit data input, and inputs of LVDS Display Bridge(LDB) module
16 used in LVDS mode, to remap the pixel color codings between those modules.
[all …]
/linux-6.12.1/drivers/gpu/drm/bridge/
DKconfig1 # SPDX-License-Identifier: GPL-2.0-only
21 Simple transparent bridge that is used by several non-DRM drivers to
36 tristate "Chipone ICN6211 MIPI-DSI/RGB Converter bridge"
43 ICN6211 is MIPI-DSI/RGB Converter bridge from chipone.
67 ChromeOS EC ANX7688 is an ultra-low power
68 4K Ultra-HD (4096x2160p60) mobile HD transmitter
70 2.0 to DisplayPort 1.3 Ultra-HD. It is connected
71 to the ChromeOS Embedded Controller.
77 Driver for display connectors with support for DDC and hot-plug
81 on ARM-based platforms. Saying Y here when this driver is not needed
[all …]
Dlontium-lt9211.c1 // SPDX-License-Identifier: GPL-2.0
6 * 2xDSI/2xLVDS/1xDPI -> 2xDSI/2xLVDS/1xDPI
8 * 1xDSI -> 1xLVDS
17 #include <linux/media-bus-format.h>
40 /* DSI lane count - 0 means 4 lanes ; 1, 2, 3 means 1, 2, 3 lanes. */
106 return drm_bridge_attach(bridge->encoder, ctx->panel_bridge, in lt9211_attach()
107 &ctx->bridge, flags); in lt9211_attach()
116 ret = regmap_bulk_read(ctx->regmap, REG_CHIPID0, chipid, 3); in lt9211_read_chipid()
118 dev_err(ctx->dev, "Failed to read Chip ID: %d\n", ret); in lt9211_read_chipid()
125 dev_err(ctx->dev, "Unknown Chip ID: 0x%02x 0x%02x 0x%02x\n", in lt9211_read_chipid()
[all …]
/linux-6.12.1/Documentation/devicetree/bindings/display/mediatek/
Dmediatek,dpi.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/display/mediatek/mediatek,dpi.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: MediaTek DPI and DP_INTF Controller
10 - CK Hu <ck.hu@mediatek.com>
11 - Jitao shi <jitao.shi@mediatek.com>
14 The MediaTek DPI and DP_INTF function blocks are a sink of the display
15 subsystem and provides 8-bit RGB/YUV444 or 8/10/10-bit YUV422 pixel data on a
21 - enum:
[all …]
/linux-6.12.1/Documentation/devicetree/bindings/display/panel/
Dpanel-simple.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/display/panel/panel-simple.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Thierry Reding <thierry.reding@gmail.com>
11 - Sam Ravnborg <sam@ravnborg.org>
15 requires only a single power-supply.
17 The panel may use an OF graph binding for the association to the display,
23 - $ref: panel-common.yaml#
24 - $ref: ../lvds-data-mapping.yaml#
[all …]
/linux-6.12.1/Documentation/devicetree/bindings/display/
Damlogic,meson-vpu.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
4 ---
5 $id: http://devicetree.org/schemas/display/amlogic,meson-vpu.yaml#
6 $schema: http://devicetree.org/meta-schemas/core.yaml#
11 - Neil Armstrong <neil.armstrong@linaro.org>
15 that are going to be documented below
17 DMC|---------------VPU (Video Processing Unit)----------------|------HHI------|
19 D |-------| |----| | | | | HDMI PLL |
20 D | vd2 | VIU | | Video Post | | Video Encoders |<---|-----VCLK |
21 R |-------| |----| Processing | | | | |
[all …]
/linux-6.12.1/drivers/gpu/drm/panel/
DKconfig1 # SPDX-License-Identifier: GPL-2.0-only
16 Say Y here to enable support for the Asia Better Technology Ltd.
17 Y030XX067A 320x480 3.0" panel as found in the YLM RG-280M, RG-300
18 and RG-99 handheld gaming consoles.
26 This driver supports the ARM Versatile panels connected to ARM
36 Say Y here if you want to enable support for the ASUS TMP5P5
45 Say Y here to enable support for the AUO A030JTN01 320x480 3.0" panel
46 as found in the YLM RS-97 handheld gaming console.
49 tristate "Boe BF060Y8M-AJ0 panel"
54 Say Y here if you want to enable support for Boe BF060Y8M-AJ0
[all …]
Dpanel-simple.c4 * Permission is hereby granted, free of charge, to any person obtaining a
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sub license,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
16 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
17 * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL
27 #include <linux/media-bus-format.h>
46 * struct panel_desc - Describes a simple panel.
50 * @modes: Pointer to array of fixed modes appropriate for this panel.
[all …]
/linux-6.12.1/include/drm/
Ddrm_modes.h3 * Copyright © 2007-2008 Dave Airlie
4 * Copyright © 2007-2008 Intel Corporation
9 * Permission is hereby granted, free of charge, to any person obtaining a
11 * to deal in the Software without restriction, including without limitation
12 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
13 * and/or sell copies of the Software, and to permit persons to whom the
14 * Software is furnished to do so, subject to the following conditions:
20 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
38 * Note on terminology: here, for brevity and convenience, we refer to connector
39 * control chips as 'CRTCs'. They can control any type of connector, VGA, LVDS,
[all …]
/linux-6.12.1/drivers/gpu/drm/gma500/
Dpsb_intel_reg.h1 /* SPDX-License-Identifier: GPL-2.0-only */
70 #define GMBUS3 0x510c /* data buffer bytes 3-0 */
155 * - PLL enabled
156 * - pipe enabled
157 * - LVDS/DVOB/DVOC on
250 * The i830 generation, in LVDS mode, defines P1 as the bit number set within
256 * in DVO non-gang */
266 * Parallel to Serial Load Pulse phase selection.
268 * digital display port. The range is 4 to 13; 10 or more
293 * Value is pixels minus 1. Must be set to 1 pixel for SDVO.
[all …]
/linux-6.12.1/drivers/gpu/drm/
Ddrm_encoder.c4 * Permission to use, copy, modify, distribute, and sell this software and its
9 * publicity pertaining to distribution of the software without specific,
14 * THE COPYRIGHT HOLDERS DISCLAIM ALL WARRANTIES WITH REGARD TO THIS SOFTWARE,
41 * pixel data from a CRTC and converts it to a format suitable for any attached
42 * connector. Encoders are objects exposed to userspace, originally to allow
43 * userspace to infer cloning and connector/CRTC restrictions. Unfortunately
46 * the recommended way to infer restrictions is by using the
51 * free to use them however they wish. Modeset helper libraries make strong use
52 * of encoders to facilitate code sharing. But for more complex settings it is
53 * usually better to move shared code into a separate &drm_bridge. Compared to
[all …]
Ddrm_connector.c4 * Permission to use, copy, modify, distribute, and sell this software and its
9 * publicity pertaining to distribution of the software without specific,
14 * THE COPYRIGHT HOLDERS DISCLAIM ALL WARRANTIES WITH REGARD TO THIS SOFTWARE,
49 * opposed to all other KMS objects representing hardware (like CRTC, encoder or
51 * Hence they are reference-counted using drm_connector_get() and
57 * initialized with a call to drm_connector_init() with a pointer to the
58 * &struct drm_connector_funcs and a connector type, and then exposed to
59 * userspace with a call to drm_connector_register().
61 * Connectors must be attached to an encoder to be used. For devices that map
62 * connectors to encoders 1:1, the connector should be attached at
[all …]
/linux-6.12.1/drivers/gpu/drm/mxsfb/
Dmxsfb_kms.c1 // SPDX-License-Identifier: GPL-2.0-or-later
7 * Copyright (C) 2008-2009 Freescale Semiconductor, Inc. All Rights Reserved.
14 #include <linux/media-bus-format.h>
37 /* -----------------------------------------------------------------------------
43 return (val & mxsfb->devdata->hs_wdth_mask) << in set_hsync_pulse_width()
44 mxsfb->devdata->hs_wdth_shift; in set_hsync_pulse_width()
54 struct drm_device *drm = mxsfb->drm; in mxsfb_set_formats()
55 const u32 format = mxsfb->crtc.primary->state->fb->format->format; in mxsfb_set_formats()
58 DRM_DEV_DEBUG_DRIVER(drm->dev, "Using bus_format: 0x%08X\n", in mxsfb_set_formats()
64 ctrl1 = readl(mxsfb->base + LCDC_CTRL1); in mxsfb_set_formats()
[all …]
/linux-6.12.1/arch/arm/boot/dts/nxp/imx/
Dimx6qdl-apalis.dtsi1 // SPDX-License-Identifier: GPL-2.0-or-later OR MIT
3 * Copyright 2014-2022 Toradex
8 #include <dt-bindings/gpio/gpio.h>
9 #include <dt-bindings/pwm/pwm.h>
19 /delete-property/ mmc3;
29 compatible = "pwm-backlight";
30 brightness-levels = <0 45 63 88 119 158 203 255>;
31 default-brightness-level = <4>;
32 enable-gpios = <&gpio3 13 GPIO_ACTIVE_HIGH>;
33 pinctrl-names = "default";
[all …]
/linux-6.12.1/
DMAINTAINERS5 ---------------------------------------------------
7 M: *Mail* patches to: FullName <address@domain>
10 L: *Mailing list* that is relevant to this area
12 Supported: Someone is actually paid to look after this.
14 Odd Fixes: It has a maintainer but they don't have time to do
21 W: *Web-page* with status/info
23 B: URI for where to file *bugs*. A web-page with detailed bug
28 patches to the given subsystem. This is either an in-tree file,
29 or a URI. See Documentation/maintainer/maintainer-entry-profile.rst
46 N: [^a-z]tegra all files whose path contains tegra
[all …]