Home
last modified time | relevance | path

Searched refs:I2S1_MCLKOUT_TX (Results 1 – 18 of 18) sorted by relevance

/linux-6.12.1/arch/arm64/boot/dts/rockchip/
Drk3566-odroid-m1s.dts244 assigned-clocks = <&cru I2S1_MCLKOUT_TX>;
247 clocks = <&cru I2S1_MCLKOUT_TX>;
Drk3566-orangepi-3b.dtsi203 assigned-clocks = <&cru I2S1_MCLKOUT_TX>;
206 clocks = <&cru I2S1_MCLKOUT_TX>;
Drk3566-anbernic-rgxx3.dtsi262 clocks = <&cru I2S1_MCLKOUT_TX>;
263 assigned-clocks = <&cru I2S1_MCLKOUT_TX>;
Drk3568-lubancat-2.dts219 assigned-clocks = <&cru I2S1_MCLKOUT_TX>;
223 clocks = <&cru I2S1_MCLKOUT_TX>;
Drk3568-evb1-v10.dts271 assigned-clocks = <&cru I2S1_MCLKOUT_TX>;
275 clocks = <&cru I2S1_MCLKOUT_TX>;
Drk3566-roc-pc.dts250 assigned-clocks = <&cru I2S1_MCLKOUT_TX>;
253 clocks = <&cru I2S1_MCLKOUT_TX>;
Drk3566-lckfb-tspi.dts238 assigned-clocks = <&cru I2S1_MCLKOUT_TX>;
243 clocks = <&cru I2S1_MCLKOUT_TX>;
Drk3568-odroid-m1.dts269 assigned-clocks = <&cru I2S1_MCLKOUT_TX>;
273 clocks = <&cru I2S1_MCLKOUT_TX>;
Drk3566-pinenote.dtsi240 assigned-clocks = <&cru I2S1_MCLKOUT_TX>;
242 clocks = <&cru I2S1_MCLKOUT_TX>;
Drk3566-quartz64-b.dts250 assigned-clocks = <&cru I2S1_MCLKOUT_TX>;
253 clocks = <&cru I2S1_MCLKOUT_TX>;
Drk3568-rock-3b.dts267 assigned-clocks = <&cru I2S1_MCLKOUT_TX>;
270 clocks = <&cru I2S1_MCLKOUT_TX>;
Drk3566-powkiddy-rk2023.dtsi421 clocks = <&cru I2S1_MCLKOUT_TX>;
422 assigned-clocks = <&cru I2S1_MCLKOUT_TX>;
Drk3566-quartz64-a.dts342 assigned-clocks = <&cru I2S1_MCLKOUT_TX>;
345 clocks = <&cru I2S1_MCLKOUT_TX>;
Drk3568-rock-3a.dts329 assigned-clocks = <&cru I2S1_MCLKOUT_TX>;
333 clocks = <&cru I2S1_MCLKOUT_TX>;
Drk3566-powkiddy-x55.dts451 assigned-clocks = <&cru I2S1_MCLKOUT_TX>;
455 clocks = <&cru I2S1_MCLKOUT_TX>;
Drk3566-pinetab2.dtsi365 assigned-clocks = <&cru I2S1_MCLKOUT_TX>;
368 clocks = <&cru I2S1_MCLKOUT_TX>;
/linux-6.12.1/include/dt-bindings/clock/
Drk3568-cru.h136 #define I2S1_MCLKOUT_TX 72 macro
/linux-6.12.1/drivers/clk/rockchip/
Dclk-rk3568.c661 COMPOSITE_NODIV(I2S1_MCLKOUT_TX, "i2s1_mclkout_tx", i2s1_mclkout_tx_p, CLK_SET_RATE_PARENT,