Searched +full:s3c6410 +full:- +full:clock (Results 1 – 25 of 38) sorted by relevance
12
/linux-6.12.1/arch/arm/boot/dts/samsung/ |
D | s3c6410.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 3 * Samsung's S3C6410 SoC device tree source 7 * Samsung's S3C6410 SoC device nodes are listed in this file. S3C6410 12 * S3C6410 SoC. As device tree coverage for S3C6410 increases, additional 19 compatible = "samsung,s3c6410"; 27 valid-mask = <0xffffff7f>; 28 valid-wakeup-mask = <0x00200004>; 32 valid-mask = <0xffffffff>; 33 valid-wakeup-mask = <0x53020000>; 37 clocks: clock-controller@7e00f000 { [all …]
|
D | s3c6410-smdk6410.dts | 1 // SPDX-License-Identifier: GPL-2.0 3 * Samsung S3C6410 based SMDK6410 board device tree source. 8 * Samsung's S3C6410 SoC. 11 /dts-v1/; 13 #include <dt-bindings/gpio/gpio.h> 14 #include <dt-bindings/interrupt-controller/irq.h> 16 #include "s3c6410.dtsi" 19 model = "Samsung SMDK6410 board based on S3C6410"; 20 compatible = "samsung,smdk6410", "samsung,s3c6410"; 31 fin_pll: oscillator-0 { [all …]
|
D | s3c6410-mini6410.dts | 1 // SPDX-License-Identifier: GPL-2.0 3 * Samsung's S3C6410 based Mini6410 board device tree source 8 * Samsung's S3C6410 SoC. 11 /dts-v1/; 13 #include <dt-bindings/gpio/gpio.h> 14 #include <dt-bindings/interrupt-controller/irq.h> 16 #include "s3c6410.dtsi" 19 model = "FriendlyARM Mini6410 board based on S3C6410"; 20 compatible = "friendlyarm,mini6410", "samsung,s3c6410"; 31 fin_pll: oscillator-0 { [all …]
|
D | s3c64xx.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 16 #include <dt-bindings/clock/samsung,s3c64xx-clock.h> 19 #address-cells = <1>; 20 #size-cells = <1>; 32 #address-cells = <1>; 33 #size-cells = <0>; 37 compatible = "arm,arm1176jzf-s"; 43 compatible = "simple-bus"; 44 #address-cells = <1>; 45 #size-cells = <1>; [all …]
|
D | s5pv210.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 5 * Copyright (c) 2013-2014 Samsung Electronics, Co. Ltd. 19 #include <dt-bindings/clock/s5pv210.h> 20 #include <dt-bindings/clock/s5pv210-audss.h> 23 #address-cells = <1>; 24 #size-cells = <1>; 45 #address-cells = <1>; 46 #size-cells = <0>; 50 compatible = "arm,cortex-a8"; 55 xxti: oscillator-0 { [all …]
|
D | exynos4.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 5 * Copyright (c) 2010-2011 Samsung Electronics Co., Ltd. 7 * Copyright (c) 2010-2011 Linaro Ltd. 19 #include <dt-bindings/clock/exynos4.h> 20 #include <dt-bindings/clock/exynos-audss-clk.h> 21 #include <dt-bindings/interrupt-controller/arm-gic.h> 22 #include <dt-bindings/interrupt-controller/irq.h> 25 interrupt-parent = <&gic>; 26 #address-cells = <1>; 27 #size-cells = <1>; [all …]
|
D | exynos3250.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 17 #include "exynos4-cpu-thermal.dtsi" 18 #include <dt-bindings/clock/exynos3250.h> 19 #include <dt-bindings/interrupt-controller/arm-gic.h> 20 #include <dt-bindings/interrupt-controller/irq.h> 24 interrupt-parent = <&gic>; 25 #address-cells = <1>; 26 #size-cells = <1>; 46 bus_dmc: bus-dmc { 47 compatible = "samsung,exynos-bus"; [all …]
|
D | exynos4210.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 5 * Copyright (c) 2010-2011 Samsung Electronics Co., Ltd. 7 * Copyright (c) 2010-2011 Linaro Ltd. 20 #include "exynos4-cpu-thermal.dtsi" 31 bus_acp: bus-acp { 32 compatible = "samsung,exynos-bus"; 33 clocks = <&clock CLK_DIV_ACP>; 34 clock-names = "bus"; 35 operating-points-v2 = <&bus_acp_opp_table>; 38 bus_acp_opp_table: opp-table { [all …]
|
D | exynos5250.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 17 #include <dt-bindings/clock/exynos5250.h> 19 #include "exynos4-cpu-thermal.dtsi" 20 #include <dt-bindings/clock/exynos-audss-clk.h> 46 #address-cells = <1>; 47 #size-cells = <0>; 49 cpu-map { 62 compatible = "arm,cortex-a15"; 64 clocks = <&clock CLK_ARM_CLK>; 65 clock-names = "cpu"; [all …]
|
/linux-6.12.1/Documentation/devicetree/bindings/rtc/ |
D | s3c-rtc.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 4 $id: http://devicetree.org/schemas/rtc/s3c-rtc.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Samsung S3C, S5P and Exynos Real Time Clock controller 10 - Krzysztof Kozlowski <krzk@kernel.org> 15 - enum: 16 - samsung,s3c2410-rtc 17 - samsung,s3c2416-rtc 18 - samsung,s3c2443-rtc [all …]
|
/linux-6.12.1/Documentation/devicetree/bindings/clock/ |
D | samsung,s3c6400-clock.yaml | 1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause 3 --- 4 $id: http://devicetree.org/schemas/clock/samsung,s3c6400-clock.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Samsung S3C6400 SoC clock controller 10 - Krzysztof Kozlowski <krzk@kernel.org> 14 that they are defined using standard clock bindings with following 15 clock-output-names and/or provided as clock inputs to this clock controller: 16 - "fin_pll" - PLL input clock (xtal/extclk) - required, 17 - "xusbxti" - USB xtal - required, [all …]
|
/linux-6.12.1/drivers/clk/samsung/ |
D | clk-s3c64xx.c | 1 // SPDX-License-Identifier: GPL-2.0-only 5 * Common Clock Framework support for all S3C64xx SoCs. 9 #include <linux/clk-provider.h> 14 #include <dt-bindings/clock/samsung,s3c64xx-clock.h> 17 #include "clk-pll.h" 19 /* S3C64xx clock controller register offsets. */ 38 /* Helper macros to define clock arrays. */ 98 /* S3C6400-specific parent clocks. */ 103 /* S3C6410-specific parent clocks. */ 123 /* List of clock muxes present on all S3C64xx SoCs. */ [all …]
|
/linux-6.12.1/Documentation/devicetree/bindings/mmc/ |
D | samsung,s3c6410-sdhci.yaml | 1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause 3 --- 4 $id: http://devicetree.org/schemas/mmc/samsung,s3c6410-sdhci.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Jaehoon Chung <jh80.chung@samsung.com> 11 - Krzysztof Kozlowski <krzk@kernel.org> 16 - samsung,s3c6410-sdhci 17 - samsung,exynos4210-sdhci 26 clock-names: 29 - const: hsmmc [all …]
|
/linux-6.12.1/Documentation/devicetree/bindings/watchdog/ |
D | samsung-wdt.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 4 $id: http://devicetree.org/schemas/watchdog/samsung-wdt.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Krzysztof Kozlowski <krzk@kernel.org> 20 - enum: 21 - google,gs101-wdt # for Google gs101 22 - samsung,s3c2410-wdt # for S3C2410 23 - samsung,s3c6410-wdt # for S3C6410, S5PV210 and Exynos4 24 - samsung,exynos5250-wdt # for Exynos5250 [all …]
|
/linux-6.12.1/arch/arm/mach-s3c/ |
D | s3c6410.c | 1 // SPDX-License-Identifier: GPL-2.0 32 #include <linux/soc/samsung/s3c-pm.h> 33 #include "regs-clock.h" 38 #include "iic-core.h" 50 s3c_i2c0_setname("s3c2440-i2c"); in s3c6410_map_io() 51 s3c_i2c1_setname("s3c2440-i2c"); in s3c6410_map_io() 61 .name = "s3c6410-core", 62 .dev_name = "s3c6410-core", 82 printk("S3C6410: Initialising architecture\n"); in s3c6410_init()
|
D | pm-s3c64xx.c | 1 // SPDX-License-Identifier: GPL-2.0 23 #include "wakeup-mask.h" 25 #include "regs-gpio.h" 26 #include "regs-clock.h" 27 #include "gpio-samsung.h" 29 #include "regs-gpio-memport-s3c64xx.h" 30 #include "regs-modem-s3c64xx.h" 31 #include "regs-sys-s3c64xx.h" 32 #include "regs-syscon-power-s3c64xx.h" 49 val &= ~(pd->ena); in s3c64xx_pd_off() [all …]
|
/linux-6.12.1/Documentation/devicetree/bindings/input/ |
D | samsung,s3c6410-keypad.yaml | 1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause 3 --- 4 $id: http://devicetree.org/schemas/input/samsung,s3c6410-keypad.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 Samsung SoC Keypad controller is used to interface a SoC with a matrix-type 13 The keypad controller can sense a key-press and key-release and report the 17 - Krzysztof Kozlowski <krzk@kernel.org> 22 - samsung,s3c6410-keypad 23 - samsung,s5pv210-keypad 31 clock-names: [all …]
|
/linux-6.12.1/Documentation/devicetree/bindings/sound/ |
D | samsung-i2s.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 4 $id: http://devicetree.org/schemas/sound/samsung-i2s.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Krzysztof Kozlowski <krzk@kernel.org> 11 - Sylwester Nawrocki <s.nawrocki@samsung.com> 14 - $ref: dai-common.yaml# 19 samsung,s3c6410-i2s: for 8/16/24bit stereo I2S. 21 samsung,s5pv210-i2s: for 8/16/24bit multichannel (5.1) I2S with 22 secondary FIFO, s/w reset control and internal mux for root clock [all …]
|
/linux-6.12.1/Documentation/devicetree/bindings/iio/adc/ |
D | samsung,exynos-adc.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 4 $id: http://devicetree.org/schemas/iio/adc/samsung,exynos-adc.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Krzysztof Kozlowski <krzk@kernel.org> 15 - enum: 16 - samsung,exynos-adc-v1 # Exynos5250 17 - samsung,exynos-adc-v2 18 - samsung,exynos3250-adc 19 - samsung,exynos4212-adc # Exynos4212 and Exynos4412 [all …]
|
/linux-6.12.1/include/dt-bindings/clock/ |
D | samsung,s3c64xx-clock.h | 1 /* SPDX-License-Identifier: GPL-2.0 */ 5 * Device Tree binding constants for Samsung S3C64xx clock controller. 12 * Let each exported clock get a unique index, which is used on DT-enabled 13 * platforms to lookup the clock from a clock specifier. These indices are 15 * that new clocks should be added either in free spaces between clock groups 123 /* MEM0 bus clocks - S3C6410-specific. */
|
/linux-6.12.1/Documentation/arch/arm/samsung/ |
D | overview.rst | 6 ------------ 15 - S3C64XX: S3C6400 and S3C6410 16 - S5PC110 / S5PV210 20 ------------- 26 - S5PC110 specific default configuration 28 - S5PV210 specific default configuration 32 ------ 38 plat-samsung provides the base for all the implementations, and is the 40 specific information. It contains the base clock, GPIO and device definitions 43 plat-s5p is for s5p specific builds, and contains common support for the [all …]
|
/linux-6.12.1/Documentation/devicetree/bindings/spi/ |
D | samsung,spi.yaml | 1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Krzysztof Kozlowski <krzk@kernel.org> 19 - enum: 20 - google,gs101-spi 21 - samsung,s3c2443-spi # for S3C2443, S3C2416 and S3C2450 22 - samsung,s3c6410-spi 23 - samsung,s5pv210-spi # for S5PV210 and S5PC110 24 - samsung,exynos4210-spi [all …]
|
/linux-6.12.1/include/video/ |
D | samsung_fimd.h | 1 /* SPDX-License-Identifier: GPL-2.0-only */ 9 * S3C Platform - new-style fimd and framebuffer register definitions 13 * S3C64XX series such as the S3C6400 and S3C6410, and Exynos series. 108 /* PRTCON (S3C6410) 109 * Might not be present in the S3C6410 documentation, 238 /* Local input channels (windows 0-2) */ 368 /* Window colour-key control registers */ 439 #define BLENDEQx(_win) (0x244 + ((_win - 1) * 4)) 452 /* Display port clock control */ 458 /* Notes on per-window bpp settings [all …]
|
/linux-6.12.1/drivers/media/platform/samsung/s3c-camif/ |
D | camif-core.h | 1 /* SPDX-License-Identifier: GPL-2.0-only */ 20 #include <media/media-entity.h> 21 #include <media/v4l2-ctrls.h> 22 #include <media/v4l2-dev.h> 23 #include <media/v4l2-device.h> 24 #include <media/v4l2-mediabus.h> 25 #include <media/videobuf2-v4l2.h> 26 #include <media/drv-intf/s3c_camif.h> 28 #define S3C_CAMIF_DRIVER_NAME "s3c-camif" 39 #define S3C2450_CAMIF_IP_REV 0x30 /* 3.0 - not implemented, not tested */ [all …]
|
D | camif-core.c | 1 // SPDX-License-Identifier: GPL-2.0-or-later 27 #include <media/media-device.h> 28 #include <media/v4l2-ctrls.h> 29 #include <media/v4l2-ioctl.h> 30 #include <media/videobuf2-v4l2.h> 31 #include <media/videobuf2-dma-contig.h> 33 #include "camif-core.h" 36 /* HCLK CAMIF clock */ 38 /* CAMIF / external camera sensor master clock */ 94 * s3c_camif_find_format() - lookup camif color format by fourcc or an index [all …]
|
12