Home
last modified time | relevance | path

Searched +full:low +full:- +full:leakage (Results 1 – 25 of 46) sorted by relevance

12

/linux-6.12.1/arch/arm/mach-imx/
Dcommon.h1 /* SPDX-License-Identifier: GPL-2.0-only */
3 * Copyright 2004-2014 Freescale Semiconductor, Inc. All Rights Reserved.
59 ULP_PM_VLPS, /* Very low power stop mode */
60 ULP_PM_VLLS, /* very low leakage stop mode */
/linux-6.12.1/Documentation/devicetree/bindings/sound/
Dnuvoton,nau8325.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Seven Lee <WTLI@nuvoton.com>
13 - $ref: dai-common.yaml#
22 nuvoton,vref-impedance-ohms:
25 Tie-Off selection options. Due to the high impedance of the VREF
26 pin, it is important to use a low-leakage capacitor.
30 nuvoton,dac-vref-microvolt:
39 nuvoton,alc-enable:
[all …]
/linux-6.12.1/drivers/nvmem/
DKconfig1 # SPDX-License-Identifier: GPL-2.0-only
38 calibration data required for the PCIe or the USB-C PHY.
41 be called nvmem-apple-efuses.
44 tristate "Broadcom On-Chip OTP Controller support"
53 will be called nvmem-bcm-ocotp.
73 will be called nvmem-imx-iim.
76 tristate "i.MX 6/7/8 On-Chip OTP Controller support"
80 This is a driver for the On-Chip OTP Controller (OCOTP) available on
81 i.MX6 SoCs, providing access to 4 Kbits of one-time programmable
85 will be called nvmem-imx-ocotp.
[all …]
/linux-6.12.1/drivers/net/wireless/broadcom/b43/
Dphy_g.h1 /* SPDX-License-Identifier: GPL-2.0 */
5 /* OFDM PHY registers are defined in the A-PHY header. */
9 #define B43_PHY_VERSION_CCK B43_PHY_CCK(0x00) /* Versioning register for B-PHY */
12 #define B43_PHY_PGACTL_LPF 0x1000 /* Low pass filter (?) */
13 #define B43_PHY_PGACTL_LOWBANDW 0x0040 /* Low bandwidth flag */
17 #define B43_PHY_LO_LEAKAGE B43_PHY_CCK(0x2D) /* Measured LO leakage */
24 /* Extended G-PHY Registers */
26 #define B43_PHY_GTABCTL B43_PHY_EXTG(0x03) /* G-PHY table control (see below) */
27 #define B43_PHY_GTABOFF 0x03FF /* G-PHY table offset (see below) */
28 #define B43_PHY_GTABNR 0xFC00 /* G-PHY table number (see below) */
[all …]
/linux-6.12.1/include/uapi/linux/media/raspberrypi/
Dpisp_be_config.h1 /* SPDX-License-Identifier: GPL-2.0-only WITH Linux-syscall-note */
5 * Copyright (C) 2021 - Raspberry Pi Ltd
97 * struct pisp_be_global_config - PiSP global enable bitmaps
111 * struct pisp_be_input_buffer_config - PiSP Back End input buffer
115 /* low 32 bits followed by high 32 bits (for each of up to 3 planes) */
120 * struct pisp_be_dpc_config - PiSP Back End DPC config
138 * struct pisp_be_geq_config - PiSP Back End GEQ config
150 #define PISP_BE_GEQ_SLOPE ((1 << 10) - 1)
158 * struct pisp_be_tdn_input_buffer_config - PiSP Back End TDN input buffer
162 /* low 32 bits followed by high 32 bits */
[all …]
/linux-6.12.1/Documentation/power/
Denergy-model.rst1 .. SPDX-License-Identifier: GPL-2.0
8 -----------
12 subsystems willing to use that information to make energy-aware decisions.
18 each and every client subsystem to re-implement support for each and every
23 The power values might be expressed in micro-Watts or in an 'abstract scale'.
26 can be found in the Energy-Aware Scheduler documentation
27 Documentation/scheduler/sched-energy.rst. For some subsystems like thermal or
30 thus the real micro-Watts might be needed. An example of these requirements can
32 Documentation/driver-api/thermal/power_allocator.rst.
36 an 'abstract scale' deriving real energy in micro-Joules would not be possible.
[all …]
/linux-6.12.1/drivers/cpuidle/
Dcpuidle-big_little.c1 // SPDX-License-Identifier: GPL-2.0-only
41 * or in the MCPM back-ends.
47 * up and running when the CPU is powered up on cluster wake-up from shutdown.
57 * account leakage static power values related to the vexpress TC2 testchip.
70 .desc = "ARM little-cluster power down",
76 { .compatible = "arm,idle-state",
92 .desc = "ARM big-cluster power down",
117 * bl_enter_powerdown - Programs CPU to enter the specified state
133 /* signals the MCPM core that CPU is out of low power state */ in bl_enter_powerdown()
149 return -ENOMEM; in bl_idle_driver_init()
[all …]
/linux-6.12.1/drivers/gpu/drm/amd/pm/powerplay/hwmgr/
Dsmu7_hwmgr.c30 #include <asm/intel-family.h>
180 PP_ASSERT_WITH_CODE((PhwVIslands_Magic == hw_ps->magic), in cast_phw_smu7_power_state()
190 PP_ASSERT_WITH_CODE((PhwVIslands_Magic == hw_ps->magic), in cast_const_phw_smu7_power_state()
198 * smu7_get_mc_microcode_version - Find the MC microcode version and store it in the HwMgr struct
205 cgs_write_register(hwmgr->device, mmMC_SEQ_IO_DEBUG_INDEX, 0x9F); in smu7_get_mc_microcode_version()
207 hwmgr->microcode_version_info.MC = cgs_read_register(hwmgr->device, mmMC_SEQ_IO_DEBUG_DATA); in smu7_get_mc_microcode_version()
217 speedCntl = cgs_read_ind_register(hwmgr->device, CGS_IND_REG__PCIE, in smu7_get_current_pcie_speed()
228 link_width = PHM_READ_INDIRECT_FIELD(hwmgr->device, CGS_IND_REG__PCIE, in smu7_get_current_pcie_lane_number()
238 * smu7_enable_smc_voltage_controller - Enable voltage control
245 if (hwmgr->chip_id >= CHIP_POLARIS10 && in smu7_enable_smc_voltage_controller()
[all …]
Dvega10_hwmgr.c98 PP_ASSERT_WITH_CODE((PhwVega10_Magic == hw_ps->magic), in cast_phw_vega10_power_state()
108 PP_ASSERT_WITH_CODE((PhwVega10_Magic == hw_ps->magic), in cast_const_phw_vega10_power_state()
117 struct vega10_hwmgr *data = hwmgr->backend; in vega10_set_default_registry_data()
119 data->registry_data.sclk_dpm_key_disabled = in vega10_set_default_registry_data()
120 hwmgr->feature_mask & PP_SCLK_DPM_MASK ? false : true; in vega10_set_default_registry_data()
121 data->registry_data.socclk_dpm_key_disabled = in vega10_set_default_registry_data()
122 hwmgr->feature_mask & PP_SOCCLK_DPM_MASK ? false : true; in vega10_set_default_registry_data()
123 data->registry_data.mclk_dpm_key_disabled = in vega10_set_default_registry_data()
124 hwmgr->feature_mask & PP_MCLK_DPM_MASK ? false : true; in vega10_set_default_registry_data()
125 data->registry_data.pcie_dpm_key_disabled = in vega10_set_default_registry_data()
[all …]
/linux-6.12.1/drivers/gpu/drm/radeon/
Dpptable.h35 UCHAR ucFanMinRPM; // Fan Minimum RPM (hundreds) -- for display purposes only.
36 UCHAR ucFanMaxRPM; // Fan Maximum RPM (hundreds) -- for display purposes only.
37 UCHAR ucReserved; // ----
68 // To keep the number of these types low we should also use the same code for all ASICs (i.e. do no…
77 UCHAR ucClockStateIndices[]; // variable-sized
135 …GOTO_BOOT_ON_ALERT 0x2000 // Go to boot state on alerts, e.g. on an AC->DC transition.
136 …IT_FOR_VBLANK_ON_ALERT 0x4000 // Do NOT wait for VBLANK during an alert (e.g. AC->DC transition).
161 // offset from start of this table to array of ASIC-specific structures,
216 … ulCACLeakage; // The iLeakage for driver calculated CAC leakage table
247 #define ATOM_PPLIB_CLASSIFICATION2_MVC 0x0004 //Multi-View Codec (BD-3D)
[all …]
Dni_dpm.c728 struct ni_power_info *pi = rdev->pm.dpm.priv; in ni_get_pi()
735 struct ni_ps *ps = rps->ps_priv; in ni_get_ps()
743 u32 *leakage) in ni_calculate_leakage_for_v_and_t_formula() argument
751 kt = drm_fixp_mul(div64_s64(drm_int2fixp(coeff->at), 1000), in ni_calculate_leakage_for_v_and_t_formula()
752 drm_fixp_exp(drm_fixp_mul(div64_s64(drm_int2fixp(coeff->bt), 1000), temperature))); in ni_calculate_leakage_for_v_and_t_formula()
753 kv = drm_fixp_mul(div64_s64(drm_int2fixp(coeff->av), 1000), in ni_calculate_leakage_for_v_and_t_formula()
754 drm_fixp_exp(drm_fixp_mul(div64_s64(drm_int2fixp(coeff->bv), 1000), vddc))); in ni_calculate_leakage_for_v_and_t_formula()
758 *leakage = drm_fixp2int(leakage_w * 1000); in ni_calculate_leakage_for_v_and_t_formula()
766 u32 *leakage) in ni_calculate_leakage_for_v_and_t() argument
768 ni_calculate_leakage_for_v_and_t_formula(coeff, v, t, i_leakage, leakage); in ni_calculate_leakage_for_v_and_t()
[all …]
Dsi_dpm.c219 -1270850L,
492 -1270850L,
972 -1270850L,
1486 -1270850L,
1516 -1270850L,
1662 -1270850L,
1701 struct si_power_info *pi = rdev->pm.dpm.priv; in si_get_pi()
1707 u16 v, s32 t, u32 ileakage, u32 *leakage) in si_calculate_leakage_for_v_and_t_formula() argument
1717 t_slope = div64_s64(drm_int2fixp(coeff->t_slope), 100000000); in si_calculate_leakage_for_v_and_t_formula()
1718 t_intercept = div64_s64(drm_int2fixp(coeff->t_intercept), 100000000); in si_calculate_leakage_for_v_and_t_formula()
[all …]
/linux-6.12.1/drivers/regulator/
Dmax8952.c1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * max8952.c - Voltage and current regulation for the Maxim 8952
46 int ret = i2c_smbus_read_byte_data(max8952->client, reg); in max8952_read_reg()
57 return i2c_smbus_write_byte_data(max8952->client, reg, value); in max8952_write_reg()
66 return -EINVAL; in max8952_list_voltage()
68 return (max8952->pdata->dvs_mode[selector] * 10 + 770) * 1000; in max8952_list_voltage()
76 if (max8952->vid0) in max8952_get_voltage_sel()
78 if (max8952->vid1) in max8952_get_voltage_sel()
89 if (!max8952->vid0_gpiod || !max8952->vid1_gpiod) { in max8952_set_voltage_sel()
91 return -EPERM; in max8952_set_voltage_sel()
[all …]
/linux-6.12.1/drivers/gpu/drm/amd/include/
Dpptable.h35 UCHAR ucFanMinRPM; // Fan Minimum RPM (hundreds) -- for display purposes only.
36 UCHAR ucFanMaxRPM; // Fan Maximum RPM (hundreds) -- for display purposes only.
37 UCHAR ucReserved; // ----
73 // To keep the number of these types low we should also use the same code for all ASICs (i.e. do no…
81 UCHAR ucClockStateIndices[]; // variable-sized
158 …GOTO_BOOT_ON_ALERT 0x2000 // Go to boot state on alerts, e.g. on an AC->DC transition.
159 …IT_FOR_VBLANK_ON_ALERT 0x4000 // Do NOT wait for VBLANK during an alert (e.g. AC->DC transition).
188 // offset from start of this table to array of ASIC-specific structures,
243 … ulCACLeakage; // The iLeakage for driver calculated CAC leakage table
274 #define ATOM_PPLIB_CLASSIFICATION2_MVC 0x0004 //Multi-View Codec (BD-3D)
[all …]
Datombios.h2 * Copyright 2006-2007 Advanced Micro Devices, Inc.
107 #define ATOM_SCALER_DISABLE 0 //For Fudo, it's bypass and auto-cengter & no replication
108 #define ATOM_SCALER_CENTER 1 //For Fudo, it's bypass and auto-center & auto replication
110 #define ATOM_SCALER_MULTI_EX 3 //For Fudo only, it's multi-tap mode only used to drive TV or CV,…
222 UCHAR uaFirmWareSignature[4]; //Signature to distinguish between Atombios and non-atombios,
245 UCHAR uaFirmWareSignature[4]; //Signature to distinguish between Atombios and non-atombios,
427 …ONG ulPointerReturnFlag:1; // BYTE_3[7]=1 - Return the pointer to the right Data Block; BYTE_…
433 …ONG ulPointerReturnFlag:1; // BYTE_3[7]=1 - Return the pointer to the right Data Block; BYTE_…
440 …ULONG ulClock; //When returen, it's the re-calculated clock based on given Fb_div Post_Di…
538 …UCHAR ucInputFlag; //Input Flags. ucInputFlag[0] - Strobe(1)/Performance(0)…
[all …]
/linux-6.12.1/drivers/gpu/drm/amd/pm/powerplay/smumgr/
Diceland_smumgr.c83 /* 35W - XT, XTL */
96 /* 25W - PRO, LE */
111 PHM_WRITE_INDIRECT_FIELD(hwmgr->device, CGS_IND_REG__SMC, in iceland_start_smc()
119 PHM_WRITE_INDIRECT_FIELD(hwmgr->device, CGS_IND_REG__SMC, in iceland_reset_smc()
127 PHM_WRITE_INDIRECT_FIELD(hwmgr->device, CGS_IND_REG__SMC, in iceland_stop_smc_clock()
134 PHM_WRITE_INDIRECT_FIELD(hwmgr->device, CGS_IND_REG__SMC, in iceland_start_smc_clock()
147 /* de-assert reset */ in iceland_smu_start_smc()
164 …PP_ASSERT_WITH_CODE((limit >= byte_count), "SMC address is beyond the SMC RAM area.", return -EINV… in iceland_upload_smc_firmware_data()
166 cgs_write_register(hwmgr->device, mmSMC_IND_INDEX_0, start_addr); in iceland_upload_smc_firmware_data()
167 PHM_WRITE_FIELD(hwmgr->device, SMC_IND_ACCESS_CNTL, AUTO_INCREMENT_IND_0, 1); in iceland_upload_smc_firmware_data()
[all …]
Dci_smumgr.c100 return -EINVAL; in ci_set_smc_sram_address()
103 cgs_write_register(hwmgr->device, mmSMC_IND_INDEX_0, smc_addr); in ci_set_smc_sram_address()
104 PHM_WRITE_FIELD(hwmgr->device, SMC_IND_ACCESS_CNTL, AUTO_INCREMENT_IND_0, 0); in ci_set_smc_sram_address()
120 return -EINVAL; in ci_copy_bytes_to_smc()
134 cgs_write_register(hwmgr->device, mmSMC_IND_DATA_0, data); in ci_copy_bytes_to_smc()
137 byte_count -= 4; in ci_copy_bytes_to_smc()
151 original_data = cgs_read_register(hwmgr->device, mmSMC_IND_DATA_0); in ci_copy_bytes_to_smc()
153 extra_shift = 8 * (4 - byte_count); in ci_copy_bytes_to_smc()
158 byte_count--; in ci_copy_bytes_to_smc()
170 cgs_write_register(hwmgr->device, mmSMC_IND_DATA_0, data); in ci_copy_bytes_to_smc()
[all …]
/linux-6.12.1/arch/arm/boot/dts/allwinner/
Dsun8i-a83t-bananapi-m3.dts2 * Copyright 2017 Chen-Yu Tsai
4 * Chen-Yu Tsai <wens@csie.org>
6 * This file is dual-licensed: you can use it either under the terms
45 /dts-v1/;
46 #include "sun8i-a83t.dtsi"
48 #include <dt-bindings/gpio/gpio.h>
51 model = "Banana Pi BPI-M3";
52 compatible = "sinovoip,bpi-m3", "allwinner,sun8i-a83t";
60 stdout-path = "serial0:115200n8";
64 compatible = "hdmi-connector";
[all …]
/linux-6.12.1/Documentation/core-api/
Dkernel-api.rst9 .. kernel-doc:: include/linux/list.h
22 ------------------
24 .. kernel-doc:: lib/vsprintf.c
27 .. kernel-doc:: include/linux/kstrtox.h
30 .. kernel-doc:: lib/kstrtox.c
33 .. kernel-doc:: lib/string_helpers.c
37 -------------------
39 .. kernel-doc:: include/linux/fortify-string.h
42 .. kernel-doc:: lib/string.c
45 .. kernel-doc:: include/linux/string.h
[all …]
/linux-6.12.1/Documentation/ABI/testing/
Dsysfs-class-power5 Contact: linux-pm@vger.kernel.org
14 Contact: linux-pm@vger.kernel.org
23 Contact: linux-pm@vger.kernel.org
32 Contact: linux-pm@vger.kernel.org
43 Contact: linux-pm@vger.kernel.org
66 Contact: linux-pm@vger.kernel.org
81 Contact: linux-pm@vger.kernel.org
94 read-only reporting, unless the 'online' state of the supply
106 Contact: linux-pm@vger.kernel.org
124 Contact: linux-pm@vger.kernel.org
[all …]
/linux-6.12.1/drivers/gpu/drm/amd/pm/legacy-dpm/
Dsi_dpm.c326 -1270850L,
608 -1270850L,
1100 -1270850L,
1627 -1270850L,
1658 -1270850L,
1809 -1270850L,
1854 struct si_power_info *pi = adev->pm.dpm.priv; in si_get_pi()
1859 u16 v, s32 t, u32 ileakage, u32 *leakage) in si_calculate_leakage_for_v_and_t_formula() argument
1869 t_slope = div64_s64(drm_int2fixp(coeff->t_slope), 100000000); in si_calculate_leakage_for_v_and_t_formula()
1870 t_intercept = div64_s64(drm_int2fixp(coeff->t_intercept), 100000000); in si_calculate_leakage_for_v_and_t_formula()
[all …]
/linux-6.12.1/arch/arm64/boot/dts/rockchip/
Drk3399-gru.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
5 * Copyright 2016-2017 Google, Inc
8 #include <dt-bindings/input/input.h>
9 #include "rk3399-op1.dtsi"
18 stdout-path = "serial2:115200n8";
27 * - Rails that only connect to the EC (or devices that the EC talks to)
29 * - Rails _are_ included if the rails go to the AP even if the AP
38 * - The EC controls the enable and the EC always enables a rail as
40 * - The rails are actually connected to each other by a jumper and
45 ppvar_sys: ppvar-sys {
[all …]
Drk3588-base.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
6 #include <dt-bindings/clock/rockchip,rk3588-cru.h>
7 #include <dt-bindings/interrupt-controller/arm-gic.h>
8 #include <dt-bindings/interrupt-controller/irq.h>
9 #include <dt-bindings/power/rk3588-power.h>
10 #include <dt-bindings/reset/rockchip,rk3588-cru.h>
11 #include <dt-bindings/phy/phy.h>
12 #include <dt-bindings/ata/ahci.h>
13 #include <dt-bindings/thermal/thermal.h>
18 interrupt-parent = <&gic>;
[all …]
Drk3399-base.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
6 #include <dt-bindings/clock/rk3399-cru.h>
7 #include <dt-bindings/gpio/gpio.h>
8 #include <dt-bindings/interrupt-controller/arm-gic.h>
9 #include <dt-bindings/interrupt-controller/irq.h>
10 #include <dt-bindings/pinctrl/rockchip.h>
11 #include <dt-bindings/power/rk3399-power.h>
12 #include <dt-bindings/thermal/thermal.h>
17 interrupt-parent = <&gic>;
18 #address-cells = <2>;
[all …]
/linux-6.12.1/drivers/phy/samsung/
Dphy-exynos5-usbdrd.c1 // SPDX-License-Identifier: GPL-2.0-only
25 #include <linux/soc/samsung/exynos-regs-pmu.h>
194 /* Exynos9 - GS101 */
324 for (; (tune)->region != PTR_INVALID; ++(tune))
378 * struct exynos5_usbdrd_phy - driver data for USB 3.0 PHY
415 phys[(inst)->index]); in to_usbdrd_phy()
452 return -EINVAL; in exynos5_rate_to_clk()
463 if (!inst->reg_pmu) in exynos5_usbdrd_phy_isol()
468 regmap_update_bits(inst->reg_pmu, inst->pmu_offset, in exynos5_usbdrd_phy_isol()
484 reg = readl(phy_drd->reg_phy + EXYNOS5_DRD_PHYCLKRST); in exynos5_usbdrd_pipe3_set_refclk()
[all …]

12