| /linux-6.12.1/drivers/gpu/drm/meson/ |
| D | meson_dw_hdmi.h | 1 /* SPDX-License-Identifier: GPL-2.0-or-later */
12 * Bit 15-10: RW Reserved. Default 1 starting from G12A
33 * Bit 31 RW free_clk_en: 0=Enable clock gating for power saving; 1= Disable
34 * Bit 12 RW i2s_ws_inv:1=Invert i2s_ws; 0=No invert. Default 0.
35 * Bit 11 RW i2s_clk_inv: 1=Invert i2s_clk; 0=No invert. Default 0.
36 * Bit 10 RW spdif_clk_inv: 1=Invert spdif_clk; 0=No invert. Default 0.
37 * Bit 9 RW tmds_clk_inv: 1=Invert tmds_clk; 0=No invert. Default 0.
38 * Bit 8 RW pixel_clk_inv: 1=Invert pixel_clk; 0=No invert. Default 0.
39 * Bit 7 RW hdcp22_skpclk_en: starting from G12A, 1=enable; 0=disable
40 * Bit 6 RW hdcp22_esmclk_en: starting from G12A, 1=enable; 0=disable
[all …]
|
| D | meson_dw_mipi_dsi.h | 1 /* SPDX-License-Identifier: GPL-2.0-or-later */
11 /* Top-level registers */
33 * 1=Enable IP's edpihalt signal to suspend VencL;
35 * [2] RW clock_freerun: Apply to auto-clock gate only. Default 0.
36 * 0=Default, use auto-clock gating to save power;
37 * 1=use free-run clock, disable auto-clock gating, for debug mode.
39 * have auto-clock gating. 1=Enable pixclk. Default 0.
41 * have auto-clock gating. 1=Enable sysclk. Default 0.
50 * 0=16-bit RGB565 config 1;
51 * 1=16-bit RGB565 config 2;
[all …]
|
| /linux-6.12.1/drivers/macintosh/ams/ |
| D | ams-input.c | 1 // SPDX-License-Identifier: GPL-2.0-or-later
6 * Copyright (C) 2006 Michael Hanselmann (linux-kernel@hansmi.ch)
20 MODULE_PARM_DESC(joystick, "Enable the input class device on module load");
22 static bool invert; variable
23 module_param(invert, bool, S_IWUSR | S_IRUGO);
24 MODULE_PARM_DESC(invert, "Invert input data on X and Y axis");
36 x -= ams_info.xcalib; in ams_idev_poll()
37 y -= ams_info.ycalib; in ams_idev_poll()
38 z -= ams_info.zcalib; in ams_idev_poll()
40 input_report_abs(idev, ABS_X, invert ? -x : x); in ams_idev_poll()
[all …]
|
| /linux-6.12.1/sound/soc/codecs/ |
| D | tda7419.c | 1 // SPDX-License-Identifier: GPL-2.0-only
131 unsigned int invert:1; member
136 if (tvc->reg == tvc->rreg) in tda7419_vol_is_stereo()
146 (struct tda7419_vol_control *)kcontrol->private_value; in tda7419_vol_info()
148 uinfo->type = SNDRV_CTL_ELEM_TYPE_INTEGER; in tda7419_vol_info()
149 uinfo->count = tda7419_vol_is_stereo(tvc) ? 2 : 1; in tda7419_vol_info()
150 uinfo->value.integer.min = tvc->min; in tda7419_vol_info()
151 uinfo->value.integer.max = tvc->max; in tda7419_vol_info()
158 unsigned int invert) in tda7419_vol_get_value() argument
162 if (invert) in tda7419_vol_get_value()
[all …]
|
| D | cs530x.c | 1 // SPDX-License-Identifier: GPL-2.0
28 "vdd-a",
29 "vdd-io",
112 struct regmap *regmap = cs530x->regmap; in cs530x_put_volsw_vu()
130 static const DECLARE_TLV_DB_SCALE(in_vol_tlv, -1270, 50, 0);
133 "Min Phase Slow Roll-off",
134 "Min Phase Fast Roll-off",
135 "Linear Phase Slow Roll-off",
136 "Linear Phase Fast Roll-off",
196 SOC_SINGLE("ADC1 Invert Switch", CS530X_IN_INV, CS530X_IN1_INV_SHIFT, 1, 0),
[all …]
|
| D | max98926.c | 1 // SPDX-License-Identifier: GPL-2.0-only
3 * max98926.c -- ALSA SoC MAX98926 driver
4 * Copyright 2013-15 Maxim Integrated Products
76 { 0x36, 0x00 }, /* Block Enable */
78 { 0x38, 0x00 }, /* Global Enable */
122 SND_SOC_DAPM_DAC("Amp Enable", NULL, MAX98926_BLOCK_ENABLE,
124 SND_SOC_DAPM_SUPPLY("Global Enable", MAX98926_GLOBAL_ENABLE,
126 SND_SOC_DAPM_SUPPLY("VI Enable", MAX98926_BLOCK_ENABLE,
130 SND_SOC_DAPM_PGA("BST Enable", MAX98926_BLOCK_ENABLE,
152 {"VI Enable", NULL, "DAI_OUT"},
[all …]
|
| D | da9055.c | 1 // SPDX-License-Identifier: GPL-2.0-or-later
58 /* Input - Gain, Select and Filter Registers */
71 /* Output - Gain, Select and Filter Registers */
288 0x0, 0x10, TLV_DB_SCALE_ITEM(-5400, 0, 0),
289 /* -54dB to 15dB */
290 0x11, 0x3f, TLV_DB_SCALE_ITEM(-5400, 150, 0)
295 /* -78dB to 12dB */
296 0x08, 0x7f, TLV_DB_SCALE_ITEM(-7800, 75, 0)
305 static const DECLARE_TLV_DB_SCALE(mic_vol_tlv, -600, 600, 0);
306 static const DECLARE_TLV_DB_SCALE(mixin_gain_tlv, -450, 150, 0);
[all …]
|
| D | max98925.c | 1 // SPDX-License-Identifier: GPL-2.0-only
3 * max98925.c -- ALSA SoC Stereo MAX98925 driver
4 * Copyright 2013-15 Maxim Integrated Products
79 { 0x36, 0x00 }, /* Block Enable */
81 { 0x38, 0x00 }, /* Global Enable */
105 regmap_update_bits(max98925->regmap, in max98925_dac_event()
113 regmap_update_bits(max98925->regmap, in max98925_dac_event()
129 SND_SOC_DAPM_DAC_E("Amp Enable", NULL, MAX98925_BLOCK_ENABLE,
132 SND_SOC_DAPM_SUPPLY("Global Enable", MAX98925_GLOBAL_ENABLE,
148 {"Amp Enable", NULL, "Rc Filter MUX"},
[all …]
|
| /linux-6.12.1/drivers/clk/qcom/ |
| D | clk-branch.c | 1 // SPDX-License-Identifier: GPL-2.0
12 #include <linux/clk-provider.h>
15 #include "clk-branch.h"
21 if (!br->hwcg_reg) in clk_branch_in_hwcg_mode()
24 regmap_read(br->clkr.regmap, br->hwcg_reg, &val); in clk_branch_in_hwcg_mode()
26 return !!(val & BIT(br->hwcg_bit)); in clk_branch_in_hwcg_mode()
31 bool invert = (br->halt_check == BRANCH_HALT_ENABLE); in clk_branch_check_halt() local
34 regmap_read(br->clkr.regmap, br->halt_reg, &val); in clk_branch_check_halt()
36 val &= BIT(br->halt_bit); in clk_branch_check_halt()
37 if (invert) in clk_branch_check_halt()
[all …]
|
| /linux-6.12.1/drivers/video/fbdev/ |
| D | cyber2000fb.h | 1 /* SPDX-License-Identifier: GPL-2.0-only */
5 * Copyright (C) 1998-2000 Russell King
77 #define EXT_FUNC_CTL_EXTREGENBL 0x80 /* enable access to 0xbcxxx */
80 #define PCI_BM_CTL_ENABLE 0x01 /* enable bus-master */
81 #define PCI_BM_CTL_BURST 0x02 /* enable burst */
82 #define PCI_BM_CTL_BACK2BACK 0x04 /* enable back to back */
199 #define EXT_CAP_MODE1_8BIT 0x01 /* enable 8bit capture mode */
226 #define EXT_LATCH1_VAFC_EN 0x01 /* enable VAFC */
250 #define EXT_X_START 0xc5 /* ext->screen, 16 bits */
251 #define EXT_X_END 0xc7 /* ext->screen, 16 bits */
[all …]
|
| /linux-6.12.1/sound/isa/cs423x/ |
| D | cs4236_lib.c | 1 // SPDX-License-Identifier: GPL-2.0-or-later
7 * -----
10 * -----
20 * D7-D5: version
21 * D4-D0: chip id
22 * 11101 - CS4235
23 * 01011 - CS4236B
24 * 01000 - CS4237B
25 * 01001 - CS4238B
26 * 11110 - CS4239
[all …]
|
| /linux-6.12.1/Documentation/devicetree/bindings/input/ |
| D | azoteq,iqs7222.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Jeff LaBundy <jeff@labundy.com>
21 - azoteq,iqs7222a
22 - azoteq,iqs7222b
23 - azoteq,iqs7222c
24 - azoteq,iqs7222d
29 irq-gpios:
32 Specifies the GPIO connected to the device's active-low RDY output.
[all …]
|
| /linux-6.12.1/drivers/irqchip/ |
| D | irq-st.c | 1 // SPDX-License-Identifier: GPL-2.0-only
7 * This is a re-write of Christophe Kerello's PMU driver.
10 #include <dt-bindings/interrupt-controller/irq-st.h>
45 .compatible = "st,stih407-irq-syscfg",
54 struct st_irq_syscfg *ddata = dev_get_drvdata(&pdev->dev); in st_irq_xlate()
56 /* Set the device enable bit. */ in st_irq_xlate()
59 ddata->config |= ST_A9_IRQ_EN_EXT_0; in st_irq_xlate()
62 ddata->config |= ST_A9_IRQ_EN_EXT_1; in st_irq_xlate()
65 ddata->config |= ST_A9_IRQ_EN_EXT_2; in st_irq_xlate()
68 ddata->config |= ST_A9_IRQ_EN_CTI_0; in st_irq_xlate()
[all …]
|
| /linux-6.12.1/drivers/s390/net/ |
| D | qeth_l3_sys.c | 1 // SPDX-License-Identifier: GPL-2.0
24 if ((proto == QETH_PROT_IPV4 && !in4_pton(buf, -1, addr, -1, &end)) || in qeth_l3_string_to_ipaddr()
25 (proto == QETH_PROT_IPV6 && !in6_pton(buf, -1, addr, -1, &end))) in qeth_l3_string_to_ipaddr()
26 return -EINVAL; in qeth_l3_string_to_ipaddr()
33 switch (route->type) { in qeth_l3_dev_route_show()
39 if (card->info.broadcast_capable == QETH_BROADCAST_WITHOUT_ECHO) in qeth_l3_dev_route_show()
44 if (card->info.broadcast_capable == QETH_BROADCAST_WITHOUT_ECHO) in qeth_l3_dev_route_show()
49 if (card->info.broadcast_capable == QETH_BROADCAST_WITHOUT_ECHO) in qeth_l3_dev_route_show()
63 return qeth_l3_dev_route_show(card, &card->options.route4, buf); in qeth_l3_dev_route4_show()
70 enum qeth_routing_types old_route_type = route->type; in qeth_l3_dev_route_store()
[all …]
|
| /linux-6.12.1/sound/isa/ |
| D | opl3sa2.c | 1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * Driver for Yamaha OPL3-SA[2,3] soundcards
26 static int index[SNDRV_CARDS] = SNDRV_DEFAULT_IDX; /* Index 0-MAX */
28 static bool enable[SNDRV_CARDS] = SNDRV_DEFAULT_ENABLE_ISAPNP; /* Enable this card */ variable
30 static bool isapnp[SNDRV_CARDS] = {[0 ... (SNDRV_CARDS - 1)] = 1};
43 MODULE_PARM_DESC(index, "Index value for OPL3-SA soundcard.");
45 MODULE_PARM_DESC(id, "ID string for OPL3-SA soundcard.");
46 module_param_array(enable, bool, NULL, 0444);
47 MODULE_PARM_DESC(enable, "Enable OPL3-SA soundcard.");
53 MODULE_PARM_DESC(port, "Port # for OPL3-SA driver.");
[all …]
|
| /linux-6.12.1/Documentation/devicetree/bindings/clock/ti/ |
| D | autoidle.txt | 7 or fixed-factor.
9 [1] Documentation/devicetree/bindings/clock/clock-bindings.txt
12 - reg : offset for the register controlling the autoidle
13 - ti,autoidle-shift : bit shift of the autoidle enable bit
14 - ti,invert-autoidle-bit : autoidle is enabled by setting the bit to 0
18 #clock-cells = <0>;
19 compatible = "ti,divider-clock";
21 ti,max-div = <31>;
22 ti,autoidle-shift = <8>;
24 ti,index-starts-at-one;
[all …]
|
| D | fixed-factor-clock.txt | 6 [1] Documentation/devicetree/bindings/clock/clock-bindings.txt
10 - compatible : shall be "ti,fixed-factor-clock".
11 - #clock-cells : from common clock binding; shall be set to 0.
12 - ti,clock-div: fixed divider.
13 - ti,clock-mult: fixed multiplier.
14 - clocks: parent clock.
17 - clock-output-names : from common clock binding.
18 - ti,autoidle-shift: bit shift of the autoidle enable bit for the clock,
20 - reg: offset for the autoidle register of this clock, see [2]
21 - ti,invert-autoidle-bit: autoidle is enabled by setting the bit to 0, see [2]
[all …]
|
| /linux-6.12.1/Documentation/devicetree/bindings/display/samsung/ |
| D | samsung,fimd.yaml | 1 # SPDX-License-Identifier: GPL-2.0-only
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Inki Dae <inki.dae@samsung.com>
11 - Seung-Woo Kim <sw0312.kim@samsung.com>
12 - Kyungmin Park <kyungmin.park@samsung.com>
13 - Krzysztof Kozlowski <krzk@kernel.org>
18 - samsung,s3c2443-fimd
19 - samsung,s3c6400-fimd
20 - samsung,s5pv210-fimd
[all …]
|
| /linux-6.12.1/Documentation/devicetree/bindings/sound/ |
| D | qcom,q6dsp-lpass-ports.yaml | 1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/sound/qcom,q6dsp-lpass-ports.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Srinivas Kandagatla <srinivas.kandagatla@linaro.org>
18 - qcom,q6afe-dais
20 '#sound-dai-cells':
23 '#address-cells':
26 '#size-cells':
31 '^dai@[0-9]+$':
[all …]
|
| D | cs35l36.txt | 5 - compatible : "cirrus,cs35l36"
7 - reg : the I2C address of the device for I2C
9 - VA-supply, VP-supply : power supplies for the device,
13 - cirrus,boost-ctl-millivolt : Boost Voltage Value. Configures the boost
18 - cirrus,boost-peak-milliamp : Boost-converter peak current limit in mA.
24 - cirrus,boost-ind-nanohenry : Inductor estimation LBST reference value.
32 - cirrus,multi-amp-mode : Boolean to determine if there are more than
33 one amplifier in the system. If more than one it is best to Hi-Z the ASP
36 - cirrus,boost-ctl-select : Boost converter control source selection.
39 0x00 - Control Port Value
[all …]
|
| /linux-6.12.1/include/sound/ |
| D | soc-jack.h | 1 /* SPDX-License-Identifier: GPL-2.0
3 * soc-jack.h
12 * struct snd_soc_jack_pin - Describes a pin to update based on jack detection
16 * @invert: if non-zero then pin is enabled when status is not reported
23 bool invert; member
27 * struct snd_soc_jack_zone - Describes voltage zones of jack detection
45 * struct snd_soc_jack_gpio - Describes a gpio pin for jack detection
53 * @invert: report presence in low state
55 * @wake: enable as wake source
65 int invert; member
|
| /linux-6.12.1/Documentation/devicetree/bindings/pwm/ |
| D | nxp,pca9685-pwm.txt | 1 NXP PCA9685 16-channel 12-bit PWM LED controller
5 - compatible: "nxp,pca9685-pwm"
6 - #pwm-cells: Should be 2. See pwm.yaml in this directory for a description of
12 - invert (bool): boolean to enable inverted logic
13 - open-drain (bool): boolean to configure outputs with open-drain structure;
14 if omitted use totem-pole structure
22 compatible = "nxp,pca9685-pwm";
23 #pwm-cells = <2>;
25 invert;
26 open-drain;
|
| /linux-6.12.1/drivers/watchdog/ |
| D | smsc37b787_wdt.c | 1 // SPDX-License-Identifier: GPL-2.0-or-later
9 * any of this software. This material is provided "AS-IS" in
12 * (C) Copyright 2003-2006 Sven Anders <anders@anduras.de>
15 * 2003 - Created version 1.0 for Linux 2.4.x.
16 * 2006 - Ported to Linux 2.6, added nowayout and MAGICCLOSE
38 * For an example userspace keep-alive daemon, see:
60 /* enable support for minutes as units? */
86 /* -- Low level function ----------------------------------------*/
124 /* -- Medium level functions ------------------------------------*/
128 /* -- General Purpose I/O Bit 1.2 -- in gpio_bit12()
[all …]
|
| /linux-6.12.1/sound/isa/es1688/ |
| D | es1688_lib.c | 1 // SPDX-License-Identifier: GPL-2.0-or-later
28 for (i = 10000; i; i--) in snd_es1688_dsp_command()
33 dev_dbg(chip->card->dev, "%s: timeout (0x%x)\n", __func__, val); in snd_es1688_dsp_command()
41 for (i = 1000; i; i--) in snd_es1688_dsp_get_byte()
44 dev_dbg(chip->card->dev, "es1688 get byte failed: 0x%lx = 0x%x!!!\n", in snd_es1688_dsp_get_byte()
46 return -ENODEV; in snd_es1688_dsp_get_byte()
61 return -1; in snd_es1688_read()
63 return -1; in snd_es1688_read()
91 outb(3, ES1688P(chip, RESET)); /* valid only for ESS chips, SB -> 1 */ in snd_es1688_reset()
97 dev_dbg(chip->card->dev, "ess_reset at 0x%lx: failed!!!\n", in snd_es1688_reset()
[all …]
|
| /linux-6.12.1/arch/m68k/include/asm/ |
| D | mcfwdebug.h | 1 /* SPDX-License-Identifier: GPL-2.0 */
5 * mcfdebug.h -- ColdFire Debug Module support.
33 #define MCFDEBUG_TDR_EBL1 0x00002000 /* Enable breakpoint level 1 */
34 #define MCFDEBUG_TDR_EBL2 0x20000000 /* Enable breakpoint level 2 */
35 #define MCFDEBUG_TDR_EDLW1 0x00001000 /* Enable data BP longword */
37 #define MCFDEBUG_TDR_EDWL1 0x00000800 /* Enable data BP lower word */
39 #define MCFDEBUG_TDR_EDWU1 0x00000400 /* Enable data BP upper word */
41 #define MCFDEBUG_TDR_EDLL1 0x00000200 /* Enable data BP low low byte */
43 #define MCFDEBUG_TDR_EDLM1 0x00000100 /* Enable data BP low mid byte */
45 #define MCFDEBUG_TDR_EDUM1 0x00000080 /* Enable data BP up mid byte */
[all …]
|