1 
2 /* Copyright (c) 2021, Qualcomm Innovation Center, Inc. All rights reserved.
3  *
4  * Permission to use, copy, modify, and/or distribute this software for any
5  * purpose with or without fee is hereby granted, provided that the above
6  * copyright notice and this permission notice appear in all copies.
7  *
8  * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
9  * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
10  * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
11  * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
12  * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
13  * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
14  * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
15  */
16 
17 
18 
19 
20 
21 
22 
23 
24 
25 
26 #ifndef _UNIFORM_REO_STATUS_HEADER_H_
27 #define _UNIFORM_REO_STATUS_HEADER_H_
28 #if !defined(__ASSEMBLER__)
29 #endif
30 
31 #define NUM_OF_DWORDS_UNIFORM_REO_STATUS_HEADER 2
32 
33 
34 struct uniform_reo_status_header {
35 #ifndef WIFI_BIT_ORDER_BIG_ENDIAN
36              uint32_t reo_status_number                                       : 16,
37                       cmd_execution_time                                      : 10,
38                       reo_cmd_execution_status                                :  2,
39                       reserved_0a                                             :  4;
40              uint32_t timestamp                                               : 32;
41 #else
42              uint32_t reserved_0a                                             :  4,
43                       reo_cmd_execution_status                                :  2,
44                       cmd_execution_time                                      : 10,
45                       reo_status_number                                       : 16;
46              uint32_t timestamp                                               : 32;
47 #endif
48 };
49 
50 
51 
52 
53 #define UNIFORM_REO_STATUS_HEADER_REO_STATUS_NUMBER_OFFSET                          0x00000000
54 #define UNIFORM_REO_STATUS_HEADER_REO_STATUS_NUMBER_LSB                             0
55 #define UNIFORM_REO_STATUS_HEADER_REO_STATUS_NUMBER_MSB                             15
56 #define UNIFORM_REO_STATUS_HEADER_REO_STATUS_NUMBER_MASK                            0x0000ffff
57 
58 
59 
60 
61 #define UNIFORM_REO_STATUS_HEADER_CMD_EXECUTION_TIME_OFFSET                         0x00000000
62 #define UNIFORM_REO_STATUS_HEADER_CMD_EXECUTION_TIME_LSB                            16
63 #define UNIFORM_REO_STATUS_HEADER_CMD_EXECUTION_TIME_MSB                            25
64 #define UNIFORM_REO_STATUS_HEADER_CMD_EXECUTION_TIME_MASK                           0x03ff0000
65 
66 
67 
68 
69 #define UNIFORM_REO_STATUS_HEADER_REO_CMD_EXECUTION_STATUS_OFFSET                   0x00000000
70 #define UNIFORM_REO_STATUS_HEADER_REO_CMD_EXECUTION_STATUS_LSB                      26
71 #define UNIFORM_REO_STATUS_HEADER_REO_CMD_EXECUTION_STATUS_MSB                      27
72 #define UNIFORM_REO_STATUS_HEADER_REO_CMD_EXECUTION_STATUS_MASK                     0x0c000000
73 
74 
75 
76 
77 #define UNIFORM_REO_STATUS_HEADER_RESERVED_0A_OFFSET                                0x00000000
78 #define UNIFORM_REO_STATUS_HEADER_RESERVED_0A_LSB                                   28
79 #define UNIFORM_REO_STATUS_HEADER_RESERVED_0A_MSB                                   31
80 #define UNIFORM_REO_STATUS_HEADER_RESERVED_0A_MASK                                  0xf0000000
81 
82 
83 
84 
85 #define UNIFORM_REO_STATUS_HEADER_TIMESTAMP_OFFSET                                  0x00000004
86 #define UNIFORM_REO_STATUS_HEADER_TIMESTAMP_LSB                                     0
87 #define UNIFORM_REO_STATUS_HEADER_TIMESTAMP_MSB                                     31
88 #define UNIFORM_REO_STATUS_HEADER_TIMESTAMP_MASK                                    0xffffffff
89 
90 
91 
92 #endif
93