1  
2  /*
3   * Copyright (c) 2024, Qualcomm Innovation Center, Inc. All rights reserved.
4   * SPDX-License-Identifier: ISC
5   */
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  #ifndef _PHYTX_PPDU_HEADER_INFO_REQUEST_H_
20  #define _PHYTX_PPDU_HEADER_INFO_REQUEST_H_
21  #if !defined(__ASSEMBLER__)
22  #endif
23  
24  #define NUM_OF_WORDS_PHYTX_PPDU_HEADER_INFO_REQUEST 2
25  
26  #define NUM_OF_DWORDS_PHYTX_PPDU_HEADER_INFO_REQUEST 1
27  
28  
29  struct phytx_ppdu_header_info_request {
30  #ifndef WIFI_BIT_ORDER_BIG_ENDIAN
31               uint16_t request_type                                            :  5,
32                        reserved                                                : 11;
33               uint16_t tlv32_padding                                           : 16;
34  #else
35               uint16_t reserved                                                : 11,
36                        request_type                                            :  5;
37               uint16_t tlv32_padding                                           : 16;
38  #endif
39  };
40  
41  
42  
43  
44  #define PHYTX_PPDU_HEADER_INFO_REQUEST_REQUEST_TYPE_OFFSET                          0x00000000
45  #define PHYTX_PPDU_HEADER_INFO_REQUEST_REQUEST_TYPE_LSB                             0
46  #define PHYTX_PPDU_HEADER_INFO_REQUEST_REQUEST_TYPE_MSB                             4
47  #define PHYTX_PPDU_HEADER_INFO_REQUEST_REQUEST_TYPE_MASK                            0x0000001f
48  
49  
50  
51  
52  #define PHYTX_PPDU_HEADER_INFO_REQUEST_RESERVED_OFFSET                              0x00000000
53  #define PHYTX_PPDU_HEADER_INFO_REQUEST_RESERVED_LSB                                 5
54  #define PHYTX_PPDU_HEADER_INFO_REQUEST_RESERVED_MSB                                 15
55  #define PHYTX_PPDU_HEADER_INFO_REQUEST_RESERVED_MASK                                0x0000ffe0
56  
57  
58  
59  
60  #define PHYTX_PPDU_HEADER_INFO_REQUEST_TLV32_PADDING_OFFSET                         0x00000002
61  #define PHYTX_PPDU_HEADER_INFO_REQUEST_TLV32_PADDING_LSB                            0
62  #define PHYTX_PPDU_HEADER_INFO_REQUEST_TLV32_PADDING_MSB                            15
63  #define PHYTX_PPDU_HEADER_INFO_REQUEST_TLV32_PADDING_MASK                           0x0000ffff
64  
65  
66  
67  #endif
68