Home
last modified time | relevance | path

Searched refs:amdgpu_ih_ring_init (Results 1 – 13 of 13) sorted by relevance

/linux-6.12.1/drivers/gpu/drm/amd/amdgpu/
Dvega10_ih.c494 r = amdgpu_ih_ring_init(adev, &adev->irq.ih, IH_RING_SIZE, true); in vega10_ih_sw_init()
502 r = amdgpu_ih_ring_init(adev, &adev->irq.ih1, PAGE_SIZE, true); in vega10_ih_sw_init()
509 r = amdgpu_ih_ring_init(adev, &adev->irq.ih2, PAGE_SIZE, true); in vega10_ih_sw_init()
519 r = amdgpu_ih_ring_init(adev, &adev->irq.ih_soft, IH_SW_RING_SIZE, true); in vega10_ih_sw_init()
Dvega20_ih.c553 r = amdgpu_ih_ring_init(adev, &adev->irq.ih, IH_RING_SIZE, use_bus_addr); in vega20_ih_sw_init()
560 r = amdgpu_ih_ring_init(adev, &adev->irq.ih1, PAGE_SIZE, use_bus_addr); in vega20_ih_sw_init()
569 r = amdgpu_ih_ring_init(adev, &adev->irq.ih2, PAGE_SIZE, true); in vega20_ih_sw_init()
580 r = amdgpu_ih_ring_init(adev, &adev->irq.ih_soft, IH_SW_RING_SIZE, use_bus_addr); in vega20_ih_sw_init()
Damdgpu_ih.h100 int amdgpu_ih_ring_init(struct amdgpu_device *adev, struct amdgpu_ih_ring *ih,
Dih_v7_0.c557 r = amdgpu_ih_ring_init(adev, &adev->irq.ih, 256 * 1024, use_bus_addr); in ih_v7_0_sw_init()
565 r = amdgpu_ih_ring_init(adev, &adev->irq.ih1, IH_RING_SIZE, in ih_v7_0_sw_init()
577 r = amdgpu_ih_ring_init(adev, &adev->irq.ih_soft, PAGE_SIZE, true); in ih_v7_0_sw_init()
Dih_v6_0.c588 r = amdgpu_ih_ring_init(adev, &adev->irq.ih, IH_RING_SIZE, use_bus_addr); in ih_v6_0_sw_init()
596 r = amdgpu_ih_ring_init(adev, &adev->irq.ih1, IH_RING_SIZE, in ih_v6_0_sw_init()
608 r = amdgpu_ih_ring_init(adev, &adev->irq.ih_soft, IH_SW_RING_SIZE, true); in ih_v6_0_sw_init()
Dih_v6_1.c567 r = amdgpu_ih_ring_init(adev, &adev->irq.ih, 256 * 1024, use_bus_addr); in ih_v6_1_sw_init()
575 r = amdgpu_ih_ring_init(adev, &adev->irq.ih1, IH_RING_SIZE, in ih_v6_1_sw_init()
587 r = amdgpu_ih_ring_init(adev, &adev->irq.ih_soft, PAGE_SIZE, true); in ih_v6_1_sw_init()
Dnavi10_ih.c574 r = amdgpu_ih_ring_init(adev, &adev->irq.ih, IH_RING_SIZE, use_bus_addr); in navi10_ih_sw_init()
587 r = amdgpu_ih_ring_init(adev, &adev->irq.ih_soft, IH_SW_RING_SIZE, true); in navi10_ih_sw_init()
Dsi_ih.c173 r = amdgpu_ih_ring_init(adev, &adev->irq.ih, 64 * 1024, false); in si_ih_sw_init()
Damdgpu_ih.c41 int amdgpu_ih_ring_init(struct amdgpu_device *adev, struct amdgpu_ih_ring *ih, in amdgpu_ih_ring_init() function
Dcik_ih.c305 r = amdgpu_ih_ring_init(adev, &adev->irq.ih, 64 * 1024, false); in cik_ih_sw_init()
Dcz_ih.c296 r = amdgpu_ih_ring_init(adev, &adev->irq.ih, 64 * 1024, false); in cz_ih_sw_init()
Diceland_ih.c295 r = amdgpu_ih_ring_init(adev, &adev->irq.ih, 64 * 1024, false); in iceland_ih_sw_init()
Dtonga_ih.c305 r = amdgpu_ih_ring_init(adev, &adev->irq.ih, 64 * 1024, true); in tonga_ih_sw_init()