Home
last modified time | relevance | path

Searched refs:set_wptr (Results 1 – 25 of 49) sorted by relevance

12

/linux-6.12.1/drivers/gpu/drm/radeon/
Dradeon_asic.c194 .set_wptr = &r100_gfx_set_wptr,
344 .set_wptr = &r100_gfx_set_wptr,
358 .set_wptr = &r100_gfx_set_wptr,
915 .set_wptr = &r600_gfx_set_wptr,
928 .set_wptr = &r600_dma_set_wptr,
1013 .set_wptr = &uvd_v1_0_set_wptr,
1212 .set_wptr = &uvd_v1_0_set_wptr,
1319 .set_wptr = &r600_gfx_set_wptr,
1332 .set_wptr = &r600_dma_set_wptr,
1629 .set_wptr = &cayman_gfx_set_wptr,
[all …]
/linux-6.12.1/drivers/gpu/drm/amd/amdgpu/
Damdgpu_ring.h177 void (*set_wptr)(struct amdgpu_ring *ring); member
318 #define amdgpu_ring_set_wptr(r) (r)->funcs->set_wptr((r))
Djpeg_v2_5.c664 .set_wptr = jpeg_v2_5_dec_ring_set_wptr,
694 .set_wptr = jpeg_v2_5_dec_ring_set_wptr,
Dvce_v3_0.c928 .set_wptr = vce_v3_0_ring_set_wptr,
952 .set_wptr = vce_v3_0_ring_set_wptr,
Duvd_v6_0.c1559 .set_wptr = uvd_v6_0_ring_set_wptr,
1585 .set_wptr = uvd_v6_0_ring_set_wptr,
1614 .set_wptr = uvd_v6_0_enc_ring_set_wptr,
Djpeg_v3_0.c562 .set_wptr = jpeg_v3_0_dec_ring_set_wptr,
Dvce_v2_0.c641 .set_wptr = vce_v2_0_ring_set_wptr,
Djpeg_v5_0_0.c649 .set_wptr = jpeg_v5_0_0_dec_ring_set_wptr,
Duvd_v3_1.c186 .set_wptr = uvd_v3_1_ring_set_wptr,
Duvd_v4_2.c783 .set_wptr = uvd_v4_2_ring_set_wptr,
Djpeg_v4_0.c729 .set_wptr = jpeg_v4_0_dec_ring_set_wptr,
Duvd_v5_0.c891 .set_wptr = uvd_v5_0_ring_set_wptr,
Djpeg_v1_0.c563 .set_wptr = jpeg_v1_0_decode_ring_set_wptr,
Djpeg_v4_0_5.c770 .set_wptr = jpeg_v4_0_5_dec_ring_set_wptr,
Djpeg_v2_0.c771 .set_wptr = jpeg_v2_0_dec_ring_set_wptr,
Dvcn_v3_0.c1790 .set_wptr = vcn_v3_0_dec_ring_set_wptr,
1950 .set_wptr = vcn_v3_0_dec_ring_set_wptr,
2050 .set_wptr = vcn_v3_0_enc_ring_set_wptr,
Dsi_dma.c722 .set_wptr = si_dma_ring_set_wptr,
Duvd_v7_0.c1813 .set_wptr = uvd_v7_0_ring_set_wptr,
1845 .set_wptr = uvd_v7_0_enc_ring_set_wptr,
Damdgpu_vpe.c877 .set_wptr = vpe_ring_set_wptr,
Dvcn_v1_0.c2087 .set_wptr = vcn_v1_0_dec_ring_set_wptr,
2121 .set_wptr = vcn_v1_0_enc_ring_set_wptr,
Dvcn_v2_0.c2125 .set_wptr = vcn_v2_0_dec_ring_set_wptr,
2155 .set_wptr = vcn_v2_0_enc_ring_set_wptr,
Dsdma_v4_4_2.c1929 .set_wptr = sdma_v4_4_2_ring_set_wptr,
1960 .set_wptr = sdma_v4_4_2_page_ring_set_wptr,
Damdgpu_umsch_mm.c555 .set_wptr = umsch_mm_ring_set_wptr,
Dvcn_v2_5.c1627 .set_wptr = vcn_v2_5_dec_ring_set_wptr,
1726 .set_wptr = vcn_v2_5_enc_ring_set_wptr,
Dsdma_v2_4.c1129 .set_wptr = sdma_v2_4_ring_set_wptr,

12