Home
last modified time | relevance | path

Searched refs:page_mask (Results 1 – 25 of 36) sorted by relevance

12

/linux-6.12.1/drivers/tee/
Dtee_shm_pool.c60 const size_t page_mask = PAGE_SIZE - 1; in tee_shm_pool_alloc_res_mem() local
65 if (vaddr & page_mask || paddr & page_mask || size & page_mask) in tee_shm_pool_alloc_res_mem()
/linux-6.12.1/scripts/gdb/linux/
Dpgtable.py18 def page_mask(level=1): function
71 self.next_entry_physical_address = cr3 & PHYSICAL_ADDRESS_MASK & page_mask()
105 self.page_physical_address = data & PHYSICAL_ADDRESS_MASK & page_mask(level)
127 …self.page_physical_address = data & PHYSICAL_ADDRESS_MASK & page_mask(level) if page_size_bit else…
128 …next_entry_physical_address = None if page_size_bit else data & PHYSICAL_ADDRESS_MASK & page_mask()
/linux-6.12.1/drivers/gpu/drm/imagination/
Dpvr_rogue_mips.h282 #define ROGUE_MIPSFW_TLB_GET_MASK(page_mask) (((page_mask) >> 13) & 0XFFFFU) argument
284 #define ROGUE_MIPSFW_TLB_GET_PAGE_SIZE(page_mask) ((((page_mask) | 0x1FFF) + 1) >> 11) argument
/linux-6.12.1/drivers/gpu/drm/i915/display/
Dintel_display_power.c1550 u32 page_mask; member
1556 { .num_channels = 1, .type = INTEL_DRAM_DDR4, .page_mask = 0xF },
1557 { .num_channels = 1, .type = INTEL_DRAM_DDR5, .page_mask = 0xF },
1558 { .num_channels = 2, .type = INTEL_DRAM_LPDDR4, .page_mask = 0x1C },
1559 { .num_channels = 2, .type = INTEL_DRAM_LPDDR5, .page_mask = 0x1C },
1560 { .num_channels = 2, .type = INTEL_DRAM_DDR4, .page_mask = 0x1F },
1561 { .num_channels = 2, .type = INTEL_DRAM_DDR5, .page_mask = 0x1E },
1562 { .num_channels = 4, .type = INTEL_DRAM_LPDDR4, .page_mask = 0x38 },
1563 { .num_channels = 4, .type = INTEL_DRAM_LPDDR5, .page_mask = 0x38 },
1568 { .num_channels = 1, .type = INTEL_DRAM_LPDDR4, .page_mask = 0x1 },
[all …]
/linux-6.12.1/drivers/ata/
Dsata_sx4.c941 u8 page_mask; in pdc20621_get_from_dimm() local
949 page_mask = 0x00; in pdc20621_get_from_dimm()
955 writel(((idx) << page_mask), mmio + PDC_DIMM_WINDOW_CTLR); in pdc20621_get_from_dimm()
968 writel(((idx) << page_mask), mmio + PDC_DIMM_WINDOW_CTLR); in pdc20621_get_from_dimm()
979 writel(((idx) << page_mask), mmio + PDC_DIMM_WINDOW_CTLR); in pdc20621_get_from_dimm()
991 u8 page_mask; in pdc20621_put_to_dimm() local
999 page_mask = 0x00; in pdc20621_put_to_dimm()
1003 writel(((idx) << page_mask), mmio + PDC_DIMM_WINDOW_CTLR); in pdc20621_put_to_dimm()
1015 writel(((idx) << page_mask), mmio + PDC_DIMM_WINDOW_CTLR); in pdc20621_put_to_dimm()
1026 writel(((idx) << page_mask), mmio + PDC_DIMM_WINDOW_CTLR); in pdc20621_put_to_dimm()
/linux-6.12.1/include/linux/qed/
Dqed_chain.h580 u32 cur_prod, page_mask, page_cnt, page_diff; in qed_chain_set_prod() local
586 page_mask = ~p_chain->elem_per_page_mask; in qed_chain_set_prod()
595 page_diff = (((cur_prod - 1) & page_mask) - in qed_chain_set_prod()
596 ((prod_idx - 1) & page_mask)) / in qed_chain_set_prod()
/linux-6.12.1/drivers/gpu/drm/i915/gem/selftests/
Dhuge_pages.c81 unsigned int page_mask = obj->mm.page_mask; in get_huge_pages() local
111 unsigned int bit = ilog2(page_mask); in get_huge_pages()
134 } while ((rem - ((page_size-1) & page_mask)) >= page_size); in get_huge_pages()
136 page_mask &= (page_size-1); in get_huge_pages()
137 } while (page_mask); in get_huge_pages()
142 GEM_BUG_ON(sg_page_sizes != obj->mm.page_mask); in get_huge_pages()
176 unsigned int page_mask) in huge_pages_object() argument
183 GEM_BUG_ON(!IS_ALIGNED(size, BIT(__ffs(page_mask)))); in huge_pages_object()
206 obj->mm.page_mask = page_mask; in huge_pages_object()
/linux-6.12.1/include/linux/
Dagp_backend.h55 unsigned long page_mask; member
Dedac.h436 unsigned long page_mask; /* used for interleaving - member
/linux-6.12.1/net/rds/
Dib_recv.c277 gfp_t slab_mask, gfp_t page_mask) in rds_ib_refill_one_frag() argument
295 RDS_FRAG_SIZE, page_mask); in rds_ib_refill_one_frag()
315 gfp_t page_mask = gfp; in rds_ib_recv_refill_one() local
319 page_mask = GFP_HIGHUSER; in rds_ib_recv_refill_one()
338 recv->r_frag = rds_ib_refill_one_frag(ic, slab_mask, page_mask); in rds_ib_recv_refill_one()
/linux-6.12.1/drivers/gpu/drm/radeon/
Dradeon_agp.c156 head->page_mask = head->agp_info.page_mask; in radeon_agp_head_init()
/linux-6.12.1/drivers/infiniband/hw/mlx5/
Dumr.c762 const int page_mask = page_align - 1; in mlx5r_umr_update_xlt() local
783 if (idx & page_mask) { in mlx5r_umr_update_xlt()
784 npages += idx & page_mask; in mlx5r_umr_update_xlt()
785 idx &= ~page_mask; in mlx5r_umr_update_xlt()
/linux-6.12.1/drivers/edac/
Dedac_mc.c114 edac_dbg(4, " csrow->page_mask = 0x%lx\n", csrow->page_mask); in edac_mc_dump_csrow()
775 csrow->page_mask); in edac_mc_find_csrow_by_page()
779 ((page & csrow->page_mask) == in edac_mc_find_csrow_by_page()
780 (csrow->first_page & csrow->page_mask))) { in edac_mc_find_csrow_by_page()
Dpasemi_edac.c170 csrow->page_mask = 0; in pasemi_edac_init_csrows()
Damd76x_edac.c211 csrow->page_mask = mba_mask >> PAGE_SHIFT; in amd76x_init_csrows()
/linux-6.12.1/drivers/accel/habanalabs/common/mmu/
Dmmu.c956 u64 page_mask = (hop_table_size - 1); in hl_mmu_hr_pte_phys_to_virt() local
957 u64 pte_offset = phys_pte_addr & page_mask; in hl_mmu_hr_pte_phys_to_virt()
1263 u64 page_mask = ctx->hdev->asic_prop.dmmu.hop_table_size - 1; in hl_mmu_dr_get_phys_addr() local
1264 u64 shadow_hop_addr = shadow_addr & (~page_mask); in hl_mmu_dr_get_phys_addr()
1265 u64 pte_offset = shadow_addr & page_mask; in hl_mmu_dr_get_phys_addr()
/linux-6.12.1/drivers/firmware/
Dstratix10-svc.c768 size_t page_mask = PAGE_SIZE - 1; in svc_create_memory_pool() local
785 if ((vaddr & page_mask) || (paddr & page_mask) || in svc_create_memory_pool()
786 (size & page_mask)) { in svc_create_memory_pool()
/linux-6.12.1/include/linux/mtd/
Donenand.h98 unsigned int page_mask; member
/linux-6.12.1/drivers/gpu/drm/i915/gem/
Di915_gem_object_types.h670 I915_SELFTEST_DECLARE(unsigned int page_mask);
/linux-6.12.1/fs/ntfs3/
Dfslog.c1025 u32 page_mask; // page_size - 1 member
1095 return (((u32)lsn) << 3) & log->page_mask; in lsn_to_page_off()
1123 (lsn < (lsn_to_vbo(log, h_lsn) & ~log->page_mask) ? 1 : 0)) in base_lsn()
1147 u32 page_off = vbo & log->page_mask; in read_log_page()
1316 log->sys_page_mask = log->page_mask; in log_init_pg_hdr()
1426 u32 final_log_off = (base_vbo & log->seq_num_mask) & ~log->page_mask; in final_log_off()
1427 u32 page_off = base_vbo & log->page_mask; in final_log_off()
1587 vbo != (lsn_to_vbo(log, lsn) & ~log->page_mask)); in check_subseq_log_page()
1847 (lsn_to_vbo(log, lsn_cur) & ~log->page_mask)) ? in last_log_lsn()
2256 u32 vbo = lsn_to_vbo(log, lsn) & ~log->page_mask; in read_log_rec_buf()
[all …]
/linux-6.12.1/mm/
Duserfaultfd.c939 unsigned long page_mask; in mwriteprotect_range() local
974 page_mask = vma_kernel_pagesize(dst_vma) - 1; in mwriteprotect_range()
975 if ((start & page_mask) || (len & page_mask)) in mwriteprotect_range()
Dgup.c32 unsigned int page_mask; member
666 ctx->page_mask = HPAGE_PUD_NR - 1; in follow_huge_pud()
749 ctx->page_mask = HPAGE_PMD_NR - 1; in follow_huge_pmd()
1075 ctx->page_mask = 0; in follow_page_mask()
1460 ctx.page_mask = 0; in __get_user_pages()
1516 page_increm = 1 + (~(start >> PAGE_SHIFT) & ctx.page_mask); in __get_user_pages()
/linux-6.12.1/drivers/infiniband/sw/rxe/
Drxe_mr.c62 mr->page_mask = PAGE_MASK; in rxe_mr_init()
239 mr->page_mask = ~((u64)page_size - 1); in rxe_map_mr_sg()
Drxe_verbs.h315 u64 page_mask; member
/linux-6.12.1/drivers/scsi/mpi3mr/
Dmpi3mr_app.c1975 u32 page_mask_result, page_mask; in mpi3mr_build_nvme_prp() local
2004 page_mask = dev_pgsz - 1; in mpi3mr_build_nvme_prp()
2036 if (dma_addr & page_mask) { in mpi3mr_build_nvme_prp()
2076 page_mask_result = (uintptr_t)((u8 *)prp_page + prp_size) & page_mask; in mpi3mr_build_nvme_prp()
2092 page_mask_result = (prp_entry_dma + prp_size) & page_mask; in mpi3mr_build_nvme_prp()
2101 offset = dma_addr & page_mask; in mpi3mr_build_nvme_prp()

12