| /linux-6.12.1/drivers/clk/socfpga/ |
| D | clk-gate-a10.c | 29 else if (socfpgaclk->div_reg) { in socfpga_gate_clk_recalc_rate()
30 val = readl(socfpgaclk->div_reg) >> socfpgaclk->shift; in socfpga_gate_clk_recalc_rate()
46 u32 div_reg[3]; in __socfpga_gate_init() local
77 rc = of_property_read_u32_array(node, "div-reg", div_reg, 3); in __socfpga_gate_init()
79 socfpga_clk->div_reg = clk_mgr_a10_base_addr + div_reg[0]; in __socfpga_gate_init()
80 socfpga_clk->shift = div_reg[1]; in __socfpga_gate_init()
81 socfpga_clk->width = div_reg[2]; in __socfpga_gate_init()
83 socfpga_clk->div_reg = NULL; in __socfpga_gate_init()
|
| D | clk-periph.c | 26 if (socfpgaclk->div_reg) { in clk_periclk_recalc_rate()
27 val = readl(socfpgaclk->div_reg) >> socfpgaclk->shift; in clk_periclk_recalc_rate()
61 u32 div_reg[3]; in __socfpga_periph_init() local
71 rc = of_property_read_u32_array(node, "div-reg", div_reg, 3); in __socfpga_periph_init()
73 periph_clk->div_reg = clk_mgr_base_addr + div_reg[0]; in __socfpga_periph_init()
74 periph_clk->shift = div_reg[1]; in __socfpga_periph_init()
75 periph_clk->width = div_reg[2]; in __socfpga_periph_init()
77 periph_clk->div_reg = NULL; in __socfpga_periph_init()
|
| D | clk-periph-a10.c | 28 } else if (socfpgaclk->div_reg) { in clk_periclk_recalc_rate()
29 div = readl(socfpgaclk->div_reg) >> socfpgaclk->shift; in clk_periclk_recalc_rate()
71 u32 div_reg[3]; in __socfpga_periph_init() local
81 rc = of_property_read_u32_array(node, "div-reg", div_reg, 3); in __socfpga_periph_init()
83 periph_clk->div_reg = clk_mgr_a10_base_addr + div_reg[0]; in __socfpga_periph_init()
84 periph_clk->shift = div_reg[1]; in __socfpga_periph_init()
85 periph_clk->width = div_reg[2]; in __socfpga_periph_init()
87 periph_clk->div_reg = NULL; in __socfpga_periph_init()
|
| D | clk-gate.c | 96 else if (socfpgaclk->div_reg) { in socfpga_clk_get_div()
97 val = readl(socfpgaclk->div_reg) >> socfpgaclk->shift; in socfpga_clk_get_div()
100 if ((uintptr_t) socfpgaclk->div_reg & SOCFPGA_GPIO_DB_CLK_OFFSET) in socfpga_clk_get_div()
140 u32 div_reg[3]; in socfpga_gate_init() local
176 rc = of_property_read_u32_array(node, "div-reg", div_reg, 3); in socfpga_gate_init()
178 socfpga_clk->div_reg = clk_mgr_base_addr + div_reg[0]; in socfpga_gate_init()
179 socfpga_clk->shift = div_reg[1]; in socfpga_gate_init()
180 socfpga_clk->width = div_reg[2]; in socfpga_gate_init()
182 socfpga_clk->div_reg = NULL; in socfpga_gate_init()
|
| D | clk-gate-s10.c | 29 } else if (socfpgaclk->div_reg) { in socfpga_gate_clk_recalc_rate()
30 val = readl(socfpgaclk->div_reg) >> socfpgaclk->shift; in socfpga_gate_clk_recalc_rate()
43 val = readl(socfpgaclk->div_reg) >> socfpgaclk->shift; in socfpga_dbg_clk_recalc_rate()
147 if (clks->div_reg) in s10_register_gate()
148 socfpga_clk->div_reg = regbase + clks->div_reg; in s10_register_gate()
150 socfpga_clk->div_reg = NULL; in s10_register_gate()
205 if (clks->div_reg) in agilex_register_gate()
206 socfpga_clk->div_reg = regbase + clks->div_reg; in agilex_register_gate()
208 socfpga_clk->div_reg = NULL; in agilex_register_gate()
|
| D | clk.h | 47 void __iomem *div_reg; member
59 void __iomem *div_reg; member
|
| D | stratix10-clk.h | 68 unsigned long div_reg; member
|
| /linux-6.12.1/drivers/clk/bcm/ |
| D | clk-bcm2835.c | 492 u32 div_reg; member
1032 div = cprman_read(cprman, data->div_reg); in bcm2835_clock_get_rate()
1123 cprman_write(cprman, data->div_reg, div); in bcm2835_clock_set_rate()
1945 .div_reg = CM_OTPDIV,
1957 .div_reg = CM_TIMERDIV,
1968 .div_reg = CM_TSENSDIV,
1975 .div_reg = CM_TECDIV,
1984 .div_reg = CM_H264DIV,
1992 .div_reg = CM_ISPDIV,
2005 .div_reg = CM_SDCDIV,
[all …]
|
| /linux-6.12.1/sound/soc/mediatek/mt8192/ |
| D | mt8192-afe-clk.c | 410 int div_reg; member
425 .div_reg = CLK_AUDDIV_2,
438 .div_reg = CLK_AUDDIV_2,
451 .div_reg = CLK_AUDDIV_2,
464 .div_reg = CLK_AUDDIV_2,
477 .div_reg = CLK_AUDDIV_3,
490 .div_reg = CLK_AUDDIV_2,
500 .div_reg = CLK_AUDDIV_3,
513 .div_reg = CLK_AUDDIV_3,
526 .div_reg = CLK_AUDDIV_4,
[all …]
|
| /linux-6.12.1/drivers/spi/ |
| D | spi-sn-f-ospi.c | 192 u32 div_reg; in f_ospi_config_clk() local
198 div_reg = OSPI_CLK_CTL_DIV_1; in f_ospi_config_clk()
201 div_reg = OSPI_CLK_CTL_DIV_1; in f_ospi_config_clk()
203 div_reg = OSPI_CLK_CTL_DIV_2; in f_ospi_config_clk()
205 div_reg = OSPI_CLK_CTL_DIV_4; in f_ospi_config_clk()
207 div_reg = OSPI_CLK_CTL_DIV_8; in f_ospi_config_clk()
211 div_reg = OSPI_CLK_CTL_DIV_8; in f_ospi_config_clk()
224 | FIELD_PREP(OSPI_CLK_CTL_DIV, div_reg); in f_ospi_config_clk()
|
| /linux-6.12.1/drivers/clk/ |
| D | clk-vt8500.c | 22 void __iomem *div_reg; member
118 u32 div = readl(cdev->div_reg) & cdev->div_mask; in vt8500_dclk_recalc_rate()
189 writel(divisor, cdev->div_reg); in vt8500_dclk_set_rate()
225 u32 en_reg, div_reg; in vtwm_device_clk_init() local
255 rc = of_property_read_u32(node, "divisor-reg", &div_reg); in vtwm_device_clk_init()
257 dev_clk->div_reg = pmc_base + div_reg; in vtwm_device_clk_init()
|
| D | clk-en7523.c | 60 u16 div_reg; member
149 .div_reg = REG_SPI_CLK_DIV_SEL,
281 reg = desc->div_reg ? desc->div_reg : desc->base_reg; in en7523_get_div()
|
| D | clk-k210.c | 34 u8 div_reg; member
54 .div_reg = (_reg), \
756 if (!cfg->div_reg) in k210_clk_get_rate()
759 reg = readl(ksc->regs + cfg->div_reg); in k210_clk_get_rate()
|
| D | clk-bm1880.c | 116 u32 div_reg; member
151 .div_reg = _div_reg, \
811 div_hws->div.reg = clks->div_reg; in bm1880_clk_register_composite()
|
| /linux-6.12.1/drivers/clk/hisilicon/ |
| D | clk-hi3620.c | 225 u32 div_reg; member
241 void __iomem *div_reg; member
371 val = readl_relaxed(mclk->div_reg); in mmc_clk_set_timing()
373 writel_relaxed(val, mclk->div_reg); in mmc_clk_set_timing()
431 mclk->div_reg = base + mmc_clk->div_reg; in hisi_register_clk_mmc()
|
| /linux-6.12.1/drivers/clk/mediatek/ |
| D | clk-mtk.h | 189 u32 div_reg; member
200 .div_reg = _reg, \
|
| D | clk-mt8167-apmixedsys.c | 81 .div_reg = _reg, \
|
| D | clk-mt8516.c | 473 .div_reg = _reg, \
|
| D | clk-mt8167.c | 662 .div_reg = _reg, \
|
| D | clk-mt8365.c | 546 .div_reg = _reg, \
|
| D | clk-mtk.c | 418 mcd->flags, base + mcd->div_reg, mcd->div_shift, in mtk_clk_register_dividers()
|
| /linux-6.12.1/drivers/gpio/ |
| D | gpio-rockchip.c | 202 unsigned long flags, div_reg, freq, max_debounce; in rockchip_gpio_set_debounce() local
215 div_reg = DIV_ROUND_CLOSEST_ULL(div, 2 * USEC_PER_SEC) - 1; in rockchip_gpio_set_debounce()
228 if (cur_div_reg < div_reg) in rockchip_gpio_set_debounce()
229 writel(div_reg, bank->reg_base + in rockchip_gpio_set_debounce()
|
| /linux-6.12.1/drivers/clk/samsung/ |
| D | clk-cpu.c | 124 static void wait_until_divider_stable(void __iomem *div_reg, unsigned long mask) in wait_until_divider_stable() argument
129 if (!(readl(div_reg) & mask)) in wait_until_divider_stable()
133 if (!(readl(div_reg) & mask)) in wait_until_divider_stable()
|
| /linux-6.12.1/drivers/clk/ingenic/ |
| D | cgu.c | 412 u32 div_reg, div; in ingenic_clk_recalc_rate() local
419 div_reg = readl(cgu->base + clk_info->div.reg); in ingenic_clk_recalc_rate()
420 div = (div_reg >> clk_info->div.shift) & in ingenic_clk_recalc_rate()
|
| /linux-6.12.1/drivers/net/ethernet/netronome/nfp/bpf/ |
| D | jit.c | 2406 static int div_reg(struct nfp_prog *nfp_prog, struct nfp_insn_meta *meta) in div_reg() function
3459 [BPF_ALU | BPF_DIV | BPF_X] = div_reg,
|