Home
last modified time | relevance | path

Searched refs:ccu (Results 1 – 25 of 56) sorted by relevance

123

/linux-6.12.1/drivers/clk/sunxi-ng/
DMakefile3 obj-$(CONFIG_SUNXI_CCU) += sunxi-ccu.o
6 sunxi-ccu-y += ccu_common.o
7 sunxi-ccu-y += ccu_mmc_timing.o
8 sunxi-ccu-y += ccu_reset.o
11 sunxi-ccu-y += ccu_div.o
12 sunxi-ccu-y += ccu_frac.o
13 sunxi-ccu-y += ccu_gate.o
14 sunxi-ccu-y += ccu_mux.o
15 sunxi-ccu-y += ccu_mult.o
16 sunxi-ccu-y += ccu_phase.o
[all …]
Dccu_reset.c16 struct ccu_reset *ccu = rcdev_to_ccu_reset(rcdev); in ccu_reset_assert() local
17 const struct ccu_reset_map *map = &ccu->reset_map[id]; in ccu_reset_assert()
21 spin_lock_irqsave(ccu->lock, flags); in ccu_reset_assert()
23 reg = readl(ccu->base + map->reg); in ccu_reset_assert()
24 writel(reg & ~map->bit, ccu->base + map->reg); in ccu_reset_assert()
26 spin_unlock_irqrestore(ccu->lock, flags); in ccu_reset_assert()
34 struct ccu_reset *ccu = rcdev_to_ccu_reset(rcdev); in ccu_reset_deassert() local
35 const struct ccu_reset_map *map = &ccu->reset_map[id]; in ccu_reset_deassert()
39 spin_lock_irqsave(ccu->lock, flags); in ccu_reset_deassert()
41 reg = readl(ccu->base + map->reg); in ccu_reset_deassert()
[all …]
Dccu_common.c112 static int sunxi_ccu_probe(struct sunxi_ccu *ccu, struct device *dev, in sunxi_ccu_probe() argument
119 ccu->desc = desc; in sunxi_ccu_probe()
121 spin_lock_init(&ccu->lock); in sunxi_ccu_probe()
130 cclk->lock = &ccu->lock; in sunxi_ccu_probe()
171 reset = &ccu->reset; in sunxi_ccu_probe()
177 reset->lock = &ccu->lock; in sunxi_ccu_probe()
201 struct sunxi_ccu *ccu = res; in devm_sunxi_ccu_release() local
202 const struct sunxi_ccu_desc *desc = ccu->desc; in devm_sunxi_ccu_release()
205 reset_controller_unregister(&ccu->reset.rcdev); in devm_sunxi_ccu_release()
220 struct sunxi_ccu *ccu; in devm_sunxi_ccu_probe() local
[all …]
/linux-6.12.1/drivers/clk/bcm/
Dclk-kona.c122 static inline u32 __ccu_read(struct ccu_data *ccu, u32 reg_offset) in __ccu_read() argument
124 return readl(ccu->base + reg_offset); in __ccu_read()
129 __ccu_write(struct ccu_data *ccu, u32 reg_offset, u32 reg_val) in __ccu_write() argument
131 writel(reg_val, ccu->base + reg_offset); in __ccu_write()
134 static inline unsigned long ccu_lock(struct ccu_data *ccu) in ccu_lock() argument
138 spin_lock_irqsave(&ccu->lock, flags); in ccu_lock()
142 static inline void ccu_unlock(struct ccu_data *ccu, unsigned long flags) in ccu_unlock() argument
144 spin_unlock_irqrestore(&ccu->lock, flags); in ccu_unlock()
151 static inline void __ccu_write_enable(struct ccu_data *ccu) in __ccu_write_enable() argument
153 if (ccu->write_enabled) { in __ccu_write_enable()
[all …]
Dclk-kona-setup.c18 static bool ccu_data_offsets_valid(struct ccu_data *ccu) in ccu_data_offsets_valid() argument
20 struct ccu_policy *ccu_policy = &ccu->policy; in ccu_data_offsets_valid()
23 limit = ccu->range - sizeof(u32); in ccu_data_offsets_valid()
29 ccu->name, ccu_policy->enable.offset, limit); in ccu_data_offsets_valid()
35 ccu->name, ccu_policy->control.offset, limit); in ccu_data_offsets_valid()
85 range = bcm_clk->ccu->range; in peri_clk_data_offsets_valid()
739 static void ccu_clks_teardown(struct ccu_data *ccu) in ccu_clks_teardown() argument
743 for (i = 0; i < ccu->clk_num; i++) in ccu_clks_teardown()
744 kona_clk_teardown(&ccu->kona_clks[i].hw); in ccu_clks_teardown()
747 static void kona_ccu_teardown(struct ccu_data *ccu) in kona_ccu_teardown() argument
[all …]
/linux-6.12.1/arch/arm/boot/dts/allwinner/
Dsunxi-h3-h5.dtsi45 #include <dt-bindings/clock/sun8i-h3-ccu.h>
46 #include <dt-bindings/clock/sun8i-r-ccu.h>
49 #include <dt-bindings/reset/sun8i-h3-ccu.h>
50 #include <dt-bindings/reset/sun8i-r-ccu.h>
67 <&ccu CLK_TCON0>, <&ccu CLK_HDMI>;
76 <&ccu CLK_TVE>;
119 clocks = <&ccu CLK_BUS_DE>,
120 <&ccu CLK_DE>;
123 resets = <&ccu RST_BUS_DE>;
155 clocks = <&ccu CLK_BUS_DMA>;
[all …]
Dsun6i-a31.dtsi48 #include <dt-bindings/clock/sun6i-a31-ccu.h>
50 #include <dt-bindings/reset/sun6i-a31-ccu.h>
70 clocks = <&ccu CLK_AHB1_BE0>, <&ccu CLK_AHB1_LCD0>,
71 <&ccu CLK_AHB1_HDMI>, <&ccu CLK_DRAM_BE0>,
72 <&ccu CLK_IEP_DRC0>, <&ccu CLK_BE0>,
73 <&ccu CLK_LCD0_CH1>, <&ccu CLK_HDMI>;
81 clocks = <&ccu CLK_AHB1_BE0>, <&ccu CLK_AHB1_LCD0>,
82 <&ccu CLK_DRAM_BE0>, <&ccu CLK_IEP_DRC0>,
83 <&ccu CLK_BE0>, <&ccu CLK_LCD0_CH0>;
107 clocks = <&ccu CLK_CPU>;
[all …]
Dsun4i-a10.dtsi46 #include <dt-bindings/clock/sun4i-a10-ccu.h>
47 #include <dt-bindings/reset/sun4i-a10-ccu.h>
67 clocks = <&ccu CLK_AHB_LCD0>, <&ccu CLK_AHB_HDMI0>,
68 <&ccu CLK_AHB_DE_BE0>, <&ccu CLK_DE_BE0>,
69 <&ccu CLK_TCON0_CH1>, <&ccu CLK_DRAM_DE_BE0>;
77 clocks = <&ccu CLK_AHB_LCD0>, <&ccu CLK_AHB_HDMI0>,
78 <&ccu CLK_AHB_DE_BE0>, <&ccu CLK_AHB_DE_FE0>,
79 <&ccu CLK_DE_BE0>, <&ccu CLK_DE_FE0>,
80 <&ccu CLK_TCON0_CH1>, <&ccu CLK_HDMI>,
81 <&ccu CLK_DRAM_DE_FE0>, <&ccu CLK_DRAM_DE_BE0>;
[all …]
Dsun8i-r40.dtsi47 #include <dt-bindings/clock/sun8i-r40-ccu.h>
49 #include <dt-bindings/reset/sun8i-r40-ccu.h>
88 clocks = <&ccu CLK_CPU>;
97 clocks = <&ccu CLK_CPU>;
106 clocks = <&ccu CLK_CPU>;
115 clocks = <&ccu CLK_CPU>;
177 clocks = <&ccu CLK_BUS_DE>,
178 <&ccu CLK_DE>;
181 resets = <&ccu RST_BUS_DE>;
234 clocks = <&ccu CLK_BUS_DEINTERLACE>,
[all …]
Dsuniv-f1c100s.dtsi7 #include <dt-bindings/clock/suniv-ccu-f1c100s.h>
8 #include <dt-bindings/reset/suniv-ccu-f1c100s.h>
77 clocks = <&ccu CLK_BUS_SPI0>, <&ccu CLK_BUS_SPI0>;
79 resets = <&ccu RST_BUS_SPI0>;
91 clocks = <&ccu CLK_BUS_SPI1>, <&ccu CLK_BUS_SPI1>;
93 resets = <&ccu RST_BUS_SPI1>;
104 clocks = <&ccu CLK_BUS_MMC0>,
105 <&ccu CLK_MMC0>,
106 <&ccu CLK_MMC0_OUTPUT>,
107 <&ccu CLK_MMC0_SAMPLE>;
[all …]
Dsun8i-v3s.dtsi46 #include <dt-bindings/clock/sun8i-v3s-ccu.h>
47 #include <dt-bindings/reset/sun8i-v3s-ccu.h>
65 <&ccu CLK_TCON0>;
78 clocks = <&ccu CLK_CPU>;
127 clocks = <&ccu CLK_BUS_DE>,
128 <&ccu CLK_DE>;
131 resets = <&ccu RST_BUS_DE>;
181 clocks = <&ccu CLK_BUS_DMA>;
182 resets = <&ccu RST_BUS_DMA>;
190 clocks = <&ccu CLK_BUS_TCON0>,
[all …]
Dsun7i-a20.dtsi48 #include <dt-bindings/clock/sun7i-a20-ccu.h>
49 #include <dt-bindings/reset/sun4i-a10-ccu.h>
70 clocks = <&ccu CLK_AHB_LCD0>, <&ccu CLK_AHB_HDMI0>,
71 <&ccu CLK_AHB_DE_BE0>, <&ccu CLK_DE_BE0>,
72 <&ccu CLK_TCON0_CH1>, <&ccu CLK_DRAM_DE_BE0>,
73 <&ccu CLK_HDMI>;
81 clocks = <&ccu CLK_AHB_LCD0>, <&ccu CLK_AHB_DE_BE0>,
82 <&ccu CLK_DE_BE0>, <&ccu CLK_TCON0_CH0>,
83 <&ccu CLK_DRAM_DE_BE0>;
91 clocks = <&ccu CLK_AHB_TVE0>, <&ccu CLK_AHB_LCD0>,
[all …]
Dsun5i.dtsi45 #include <dt-bindings/clock/sun5i-ccu.h>
47 #include <dt-bindings/reset/sun5i-ccu.h>
62 clocks = <&ccu CLK_CPU>;
75 clocks = <&ccu CLK_AHB_LCD>, <&ccu CLK_AHB_DE_BE>, <&ccu CLK_DE_BE>,
76 <&ccu CLK_TCON_CH0>, <&ccu CLK_DRAM_DE_BE>;
84 clocks = <&ccu CLK_AHB_TVE>, <&ccu CLK_AHB_LCD>,
85 <&ccu CLK_AHB_DE_BE>, <&ccu CLK_DE_BE>,
86 <&ccu CLK_TCON_CH1>, <&ccu CLK_DRAM_DE_BE>;
188 clocks = <&ccu CLK_MBUS>;
199 clocks = <&ccu CLK_AHB_DMA>;
[all …]
Dsun8i-a83t.dtsi47 #include <dt-bindings/clock/sun8i-a83t-ccu.h>
49 #include <dt-bindings/clock/sun8i-r-ccu.h>
50 #include <dt-bindings/reset/sun8i-a83t-ccu.h>
52 #include <dt-bindings/reset/sun8i-r-ccu.h>
67 clocks = <&ccu CLK_C0CPUX>;
78 clocks = <&ccu CLK_C0CPUX>;
89 clocks = <&ccu CLK_C0CPUX>;
100 clocks = <&ccu CLK_C0CPUX>;
111 clocks = <&ccu CLK_C1CPUX>;
122 clocks = <&ccu CLK_C1CPUX>;
[all …]
Dsun8i-a23-a33.dtsi48 #include <dt-bindings/clock/sun8i-a23-a33-ccu.h>
49 #include <dt-bindings/reset/sun8i-a23-a33-ccu.h>
65 clocks = <&ccu CLK_BUS_LCD>, <&ccu CLK_BUS_DE_BE>,
66 <&ccu CLK_LCD_CH0>, <&ccu CLK_DE_BE>,
67 <&ccu CLK_DRAM_DE_BE>, <&ccu CLK_DRC>;
160 clocks = <&ccu CLK_BUS_DMA>;
161 resets = <&ccu RST_BUS_DMA>;
169 clocks = <&ccu CLK_BUS_NAND>, <&ccu CLK_NAND>;
171 resets = <&ccu RST_BUS_NAND>;
187 clocks = <&ccu CLK_BUS_LCD>,
[all …]
Dsun8i-h3.dtsi78 clocks = <&ccu CLK_CPUX>;
88 clocks = <&ccu CLK_CPUX>;
98 clocks = <&ccu CLK_CPUX>;
108 clocks = <&ccu CLK_CPUX>;
156 clocks = <&ccu CLK_BUS_DEINTERLACE>,
157 <&ccu CLK_DEINTERLACE>,
158 <&ccu CLK_DRAM_DEINTERLACE>;
160 resets = <&ccu RST_BUS_DEINTERLACE>;
191 clocks = <&ccu CLK_BUS_VE>, <&ccu CLK_VE>,
192 <&ccu CLK_DRAM_VE>;
[all …]
Dsun8i-a33.dtsi128 clocks = <&ccu CLK_CPUX>;
135 clocks = <&ccu CLK_CPUX>;
145 clocks = <&ccu CLK_CPUX>;
155 clocks = <&ccu CLK_CPUX>;
209 clocks = <&ccu CLK_BUS_VE>, <&ccu CLK_VE>,
210 <&ccu CLK_DRAM_VE>;
212 resets = <&ccu RST_BUS_VE>;
221 clocks = <&ccu CLK_BUS_SS>, <&ccu CLK_SS>;
223 resets = <&ccu RST_BUS_SS>;
232 clocks = <&ccu CLK_BUS_CODEC>, <&ccu CLK_AC_DIG>;
[all …]
Dsun9i-a80.dtsi47 #include <dt-bindings/clock/sun9i-a80-ccu.h>
50 #include <dt-bindings/reset/sun9i-a80-ccu.h>
226 <&ccu CLK_PLL_PERIPH0>,
227 <&ccu CLK_PLL_AUDIO>;
326 clocks = <&ccu CLK_BUS_GMAC>, <&gmac_tx_clk>;
328 resets = <&ccu RST_BUS_GMAC>;
449 clocks = <&ccu CLK_BUS_USB>, <&osc24M>;
464 resets = <&ccu RST_BUS_SS>;
465 clocks = <&ccu CLK_BUS_SS>, <&ccu CLK_SS>;
472 clocks = <&mmc_config_clk 0>, <&ccu CLK_MMC0>,
[all …]
/linux-6.12.1/arch/riscv/boot/dts/allwinner/
Dsunxi-d1s-t113.dtsi7 #include <dt-bindings/clock/sun20i-d1-ccu.h>
8 #include <dt-bindings/clock/sun20i-d1-r-ccu.h>
11 #include <dt-bindings/reset/sun20i-d1-ccu.h>
12 #include <dt-bindings/reset/sun20i-d1-r-ccu.h>
46 clocks = <&ccu CLK_APB0>,
148 ccu: clock-controller@2001000 { label
149 compatible = "allwinner,sun20i-d1-ccu";
162 clocks = <&ccu CLK_BUS_GPADC>;
163 resets = <&ccu RST_BUS_GPADC>;
174 clocks = <&ccu CLK_BUS_DMIC>,
[all …]
/linux-6.12.1/arch/arm64/boot/dts/allwinner/
Dsun50i-h616.dtsi7 #include <dt-bindings/clock/sun50i-h616-ccu.h>
8 #include <dt-bindings/clock/sun50i-h6-r-ccu.h>
10 #include <dt-bindings/reset/sun50i-h616-ccu.h>
11 #include <dt-bindings/reset/sun50i-h6-r-ccu.h>
28 clocks = <&ccu CLK_CPUX>;
44 clocks = <&ccu CLK_CPUX>;
60 clocks = <&ccu CLK_CPUX>;
76 clocks = <&ccu CLK_CPUX>;
157 clocks = <&ccu CLK_BUS_CE>, <&ccu CLK_CE>,
158 <&ccu CLK_MBUS_CE>, <&rtc CLK_IOSC>;
[all …]
Dsun50i-h6.dtsi5 #include <dt-bindings/clock/sun50i-h6-ccu.h>
6 #include <dt-bindings/clock/sun50i-h6-r-ccu.h>
10 #include <dt-bindings/reset/sun50i-h6-ccu.h>
11 #include <dt-bindings/reset/sun50i-h6-r-ccu.h>
29 clocks = <&ccu CLK_CPUX>;
46 clocks = <&ccu CLK_CPUX>;
63 clocks = <&ccu CLK_CPUX>;
80 clocks = <&ccu CLK_CPUX>;
160 clocks = <&ccu CLK_BUS_DE>,
161 <&ccu CLK_DE>;
[all …]
Dsun50i-a64.dtsi6 #include <dt-bindings/clock/sun50i-a64-ccu.h>
9 #include <dt-bindings/clock/sun8i-r-ccu.h>
11 #include <dt-bindings/reset/sun50i-a64-ccu.h>
13 #include <dt-bindings/reset/sun8i-r-ccu.h>
30 clocks = <&ccu CLK_TCON0>,
40 <&ccu CLK_TCON1>, <&ccu CLK_HDMI>;
54 clocks = <&ccu CLK_CPUX>;
71 clocks = <&ccu CLK_CPUX>;
88 clocks = <&ccu CLK_CPUX>;
105 clocks = <&ccu CLK_CPUX>;
[all …]
Dsun50i-h5.dtsi18 clocks = <&ccu CLK_CPUX>;
28 clocks = <&ccu CLK_CPUX>;
38 clocks = <&ccu CLK_CPUX>;
48 clocks = <&ccu CLK_CPUX>;
107 clocks = <&ccu CLK_BUS_VE>, <&ccu CLK_VE>,
108 <&ccu CLK_DRAM_VE>;
110 resets = <&ccu RST_BUS_VE>;
119 clocks = <&ccu CLK_BUS_CE>, <&ccu CLK_CE>;
121 resets = <&ccu RST_BUS_CE>;
127 clocks = <&ccu CLK_BUS_DEINTERLACE>,
[all …]
Dsun50i-a100.dtsi7 #include <dt-bindings/clock/sun50i-a100-ccu.h>
8 #include <dt-bindings/clock/sun50i-a100-r-ccu.h>
9 #include <dt-bindings/reset/sun50i-a100-ccu.h>
10 #include <dt-bindings/reset/sun50i-a100-r-ccu.h>
95 ccu: clock@3001000 { label
96 compatible = "allwinner,sun50i-a100-ccu";
108 clocks = <&ccu CLK_BUS_DMA>, <&ccu CLK_MBUS_DMA>;
110 resets = <&ccu RST_BUS_DMA>;
148 clocks = <&ccu CLK_APB1>, <&dcxo24M>, <&osc32k>;
167 clocks = <&ccu CLK_BUS_UART0>;
[all …]
/linux-6.12.1/drivers/clk/baikal-t1/
DMakefile2 obj-$(CONFIG_CLK_BT1_CCU_PLL) += ccu-pll.o clk-ccu-pll.o
3 obj-$(CONFIG_CLK_BT1_CCU_DIV) += ccu-div.o clk-ccu-div.o
4 obj-$(CONFIG_CLK_BT1_CCU_RST) += ccu-rst.o

123