/linux-6.12.1/drivers/pci/pcie/ |
D | aer.c | 145 int aer = dev->aer_cap; in enable_ecrc_checking() local 148 if (!aer) in enable_ecrc_checking() 151 pci_read_config_dword(dev, aer + PCI_ERR_CAP, ®32); in enable_ecrc_checking() 156 pci_write_config_dword(dev, aer + PCI_ERR_CAP, reg32); in enable_ecrc_checking() 169 int aer = dev->aer_cap; in disable_ecrc_checking() local 172 if (!aer) in disable_ecrc_checking() 175 pci_read_config_dword(dev, aer + PCI_ERR_CAP, ®32); in disable_ecrc_checking() 177 pci_write_config_dword(dev, aer + PCI_ERR_CAP, reg32); in disable_ecrc_checking() 248 int aer = dev->aer_cap; in pci_aer_clear_nonfatal_status() local 255 pci_read_config_dword(dev, aer + PCI_ERR_UNCOR_STATUS, &status); in pci_aer_clear_nonfatal_status() [all …]
|
D | portdrv.c | 58 u32 *pme, u32 *aer, u32 *dpc) in pcie_message_numbers() argument 85 *aer = FIELD_GET(PCI_ERR_ROOT_AER_IRQ, reg32); in pcie_message_numbers() 86 nvec = max(nvec, *aer + 1); in pcie_message_numbers() 116 u32 pme = 0, aer = 0, dpc = 0; in pcie_port_enable_irq_vec() local 125 nvec = pcie_message_numbers(dev, mask, &pme, &aer, &dpc); in pcie_port_enable_irq_vec() 161 irqs[PCIE_PORT_SERVICE_AER_SHIFT] = pci_irq_vector(dev, aer); in pcie_port_enable_irq_vec()
|
D | Makefile | 10 obj-$(CONFIG_PCIEAER) += aer.o err.o
|
D | Kconfig | 48 help of a user space helper tool aer-inject, which can be 50 https://github.com/intel/aer-inject.git
|
/linux-6.12.1/Documentation/devicetree/bindings/pci/ |
D | layerscape-pcie-gen4.txt | 16 "aer": Asserted for aer interrupt when chip support the aer interrupt with 17 none MSI/MSI-X/INTx mode,but there is interrupt line for aer. 36 interrupt-names = "aer", "pme", "intr";
|
/linux-6.12.1/Documentation/firmware-guide/acpi/apei/ |
D | output_format.rst | 99 <aer status string> 101 aer_layer=<aer layer string>, aer_agent=<aer agent string> 111 <aer status string># := 118 <aer status string># := 124 <aer layer string> := 127 <aer agent string> :=
|
/linux-6.12.1/drivers/firmware/efi/ |
D | cper.c | 443 struct aer_capability_regs *aer; in cper_print_pcie() local 445 aer = (struct aer_capability_regs *)pcie->aer_info; in cper_print_pcie() 447 pfx, aer->cor_status, aer->cor_mask); in cper_print_pcie() 449 pfx, aer->uncor_status, aer->uncor_mask); in cper_print_pcie() 451 pfx, aer->uncor_severity); in cper_print_pcie() 453 aer->header_log.dw[0], aer->header_log.dw[1], in cper_print_pcie() 454 aer->header_log.dw[2], aer->header_log.dw[3]); in cper_print_pcie()
|
/linux-6.12.1/drivers/nvme/target/ |
D | trace.h | 134 #define aer_name(aer) { aer, #aer } argument
|
/linux-6.12.1/drivers/nvme/host/ |
D | trace.h | 115 #define aer_name(aer) { aer, #aer } argument
|
/linux-6.12.1/drivers/net/ethernet/ibm/ehea/ |
D | ehea_qmr.c | 210 u64 hret, aer, aerr; in ehea_destroy_cq() local 217 ehea_error_data(cq->adapter, cq->fw_handle, &aer, &aerr); in ehea_destroy_cq() 336 u64 hret, aer, aerr; in ehea_destroy_eq() local 344 ehea_error_data(eq->adapter, eq->fw_handle, &aer, &aerr); in ehea_destroy_eq() 515 u64 hret, aer, aerr; in ehea_destroy_qp() local 523 ehea_error_data(qp->adapter, qp->fw_handle, &aer, &aerr); in ehea_destroy_qp() 972 u64 *aer, u64 *aerr) in ehea_error_data() argument 988 *aer = rblock[6]; in ehea_error_data()
|
D | ehea_qmr.h | 382 u64 *aer, u64 *aerr);
|
D | ehea_main.c | 928 u64 resource_type, aer, aerr; in ehea_qp_aff_irq_handler() local 941 &aer, &aerr); in ehea_qp_aff_irq_handler() 944 if ((aer & EHEA_AER_RESET_MASK) || in ehea_qp_aff_irq_handler()
|
/linux-6.12.1/drivers/mmc/host/ |
D | sdhci-pci-gli.c | 538 int aer; in gl9750_hw_setting() local 557 aer = pci_find_ext_capability(pdev, PCI_EXT_CAP_ID_ERR); in gl9750_hw_setting() 558 if (aer) { in gl9750_hw_setting() 559 pci_read_config_dword(pdev, aer + PCI_ERR_COR_MASK, &value); in gl9750_hw_setting() 561 pci_write_config_dword(pdev, aer + PCI_ERR_COR_MASK, value); in gl9750_hw_setting() 737 int aer; in gl9755_hw_setting() local 772 aer = pci_find_ext_capability(pdev, PCI_EXT_CAP_ID_ERR); in gl9755_hw_setting() 773 if (aer) { in gl9755_hw_setting() 774 pci_read_config_dword(pdev, aer + PCI_ERR_COR_MASK, &value); in gl9755_hw_setting() 776 pci_write_config_dword(pdev, aer + PCI_ERR_COR_MASK, value); in gl9755_hw_setting()
|
/linux-6.12.1/include/linux/ |
D | aer.h | 54 struct aer_capability_regs *aer);
|
/linux-6.12.1/arch/powerpc/platforms/powernv/ |
D | eeh-powernv.c | 805 int aer = edev ? edev->aer_cap : 0; in __pnv_eeh_bridge_reset() local 816 if (aer) { in __pnv_eeh_bridge_reset() 817 eeh_ops->read_config(edev, aer + PCI_ERR_UNCOR_MASK, in __pnv_eeh_bridge_reset() 820 eeh_ops->write_config(edev, aer + PCI_ERR_UNCOR_MASK, in __pnv_eeh_bridge_reset() 838 if (aer) { in __pnv_eeh_bridge_reset() 839 eeh_ops->read_config(edev, aer + PCI_ERR_UNCOR_MASK, in __pnv_eeh_bridge_reset() 842 eeh_ops->write_config(edev, aer + PCI_ERR_UNCOR_MASK, in __pnv_eeh_bridge_reset()
|
/linux-6.12.1/arch/arm64/boot/dts/freescale/ |
D | fsl-ls1088a.dtsi | 569 interrupts = <GIC_SPI 108 IRQ_TYPE_LEVEL_HIGH>; /* aer interrupt */ 570 interrupt-names = "aer"; 608 interrupts = <GIC_SPI 113 IRQ_TYPE_LEVEL_HIGH>; /* aer interrupt */ 609 interrupt-names = "aer"; 646 interrupts = <GIC_SPI 118 IRQ_TYPE_LEVEL_HIGH>; /* aer interrupt */ 647 interrupt-names = "aer";
|
D | fsl-lx2160a.dtsi | 1176 interrupt-names = "aer", "pme", "intr"; 1204 interrupt-names = "aer", "pme", "intr"; 1232 interrupt-names = "aer", "pme", "intr"; 1260 interrupt-names = "aer", "pme", "intr"; 1288 interrupt-names = "aer", "pme", "intr"; 1316 interrupt-names = "aer", "pme", "intr";
|
D | fsl-ls1046a.dtsi | 803 interrupt-names = "pme", "aer"; 842 interrupt-names = "pme", "aer"; 881 interrupt-names = "pme", "aer";
|
D | fsl-ls1043a.dtsi | 883 interrupt-names = "pme", "aer"; 910 interrupt-names = "pme", "aer"; 937 interrupt-names = "pme", "aer";
|
D | fsl-ls1028a.dtsi | 652 <GIC_SPI 109 IRQ_TYPE_LEVEL_HIGH>; /* aer interrupt */ 653 interrupt-names = "pme", "aer"; 692 interrupt-names = "pme", "aer";
|
D | fsl-ls1012a.dtsi | 538 interrupt-names = "pme", "aer";
|
/linux-6.12.1/Documentation/PCI/ |
D | pcieaer-howto.rst | 241 Then, you need a user space tool named aer-inject, which can be gotten 244 https://github.com/intel/aer-inject.git 246 More information about aer-inject can be found in the document in
|
/linux-6.12.1/include/acpi/ |
D | actbl1.h | 1577 struct acpi_hest_aer_common aer; member 1585 struct acpi_hest_aer_common aer; member 1592 struct acpi_hest_aer_common aer; member
|
/linux-6.12.1/drivers/misc/cxl/ |
D | pci.c | 1333 int aer; in cxl_fixup_malformed_tlp() local 1338 if (!(aer = pci_find_ext_capability(dev, PCI_EXT_CAP_ID_ERR))) in cxl_fixup_malformed_tlp() 1340 pci_read_config_dword(dev, aer + PCI_ERR_UNCOR_MASK, &data); in cxl_fixup_malformed_tlp() 1346 pci_write_config_dword(dev, aer + PCI_ERR_UNCOR_MASK, data); in cxl_fixup_malformed_tlp()
|
/linux-6.12.1/drivers/net/ethernet/broadcom/bnx2x/ |
D | bnx2x_main.c | 10582 tmp_list->aer = 1; in bnx2x_prev_path_mark_eeh() 10604 if (tmp_list->aer) { in bnx2x_prev_is_path_marked() 10648 if (!tmp_list->aer) { in bnx2x_prev_mark_path() 10653 tmp_list->aer = 0; in bnx2x_prev_mark_path() 10670 tmp_list->aer = 0; in bnx2x_prev_mark_path() 10889 int aer = 0; in bnx2x_prev_unload() local 10904 aer = !!(bnx2x_prev_path_get_entry(bp) && in bnx2x_prev_unload() 10905 bnx2x_prev_path_get_entry(bp)->aer); in bnx2x_prev_unload() 10909 if (fw == FW_MSG_CODE_DRV_UNLOAD_COMMON || aer) { in bnx2x_prev_unload()
|