Home
last modified time | relevance | path

Searched refs:IMX8MM_SYS_PLL2_50M (Results 1 – 18 of 18) sorted by relevance

/linux-6.12.1/include/dt-bindings/clock/
Dimx8mm-clock.h66 #define IMX8MM_SYS_PLL2_50M 57 macro
/linux-6.12.1/arch/arm64/boot/dts/freescale/
Dimx8mm-venice-gw71xx.dtsi122 assigned-clock-parents = <&clk IMX8MM_SYS_PLL2_50M>,
Dimx8mm-tqma8mqml-mba8mx.dts94 assigned-clock-parents = <&clk IMX8MM_SYS_PLL2_50M>,
Dimx8mm-venice-gw72xx.dtsi156 assigned-clock-parents = <&clk IMX8MM_SYS_PLL2_50M>,
Dimx8mm-venice-gw73xx.dtsi176 assigned-clock-parents = <&clk IMX8MM_SYS_PLL2_50M>,
Dimx8mm-phygate-tauri-l.dts179 assigned-clock-parents = <&clk IMX8MM_SYS_PLL2_50M>,
Dimx8mm-innocomm-wb15.dtsi216 assigned-clock-parents = <&clk IMX8MM_SYS_PLL2_50M>, <&clk IMX8MM_SYS_PLL2_250M>;
Dimx8mm-beacon-baseboard.dtsi310 assigned-clock-parents = <&clk IMX8MM_SYS_PLL2_50M>,
Dimx8mm-phyboard-polis-rdk.dts204 assigned-clock-parents = <&clk IMX8MM_SYS_PLL2_50M>,
Dimx8mm-venice-gw7904.dts627 assigned-clock-parents = <&clk IMX8MM_SYS_PLL2_50M>,
Dimx8mm-evk.dtsi541 assigned-clock-parents = <&clk IMX8MM_SYS_PLL2_50M>,
Dimx8mm-venice-gw7903.dts566 assigned-clock-parents = <&clk IMX8MM_SYS_PLL2_50M>,
Dimx8mm-venice-gw7902.dts632 assigned-clock-parents = <&clk IMX8MM_SYS_PLL2_50M>,
Dimx8mm-data-modul-edm-sbc.dts928 assigned-clock-parents = <&clk IMX8MM_SYS_PLL2_50M>,
Dimx8mm-venice-gw7901.dts733 assigned-clock-parents = <&clk IMX8MM_SYS_PLL2_50M>,
Dimx8mm-verdin.dtsi671 assigned-clock-parents = <&clk IMX8MM_SYS_PLL2_50M>,
Dimx8mm.dtsi1104 <&clk IMX8MM_SYS_PLL2_50M>;
/linux-6.12.1/drivers/clk/imx/
Dclk-imx8mm.c383 hws[IMX8MM_SYS_PLL2_50M] = imx_clk_hw_fixed_factor("sys_pll2_50m", "sys_pll2_out", 1, 20); in imx8mm_clocks_probe()