Home
last modified time | relevance | path

Searched refs:DISP_CC_MDSS_BYTE1_CLK_SRC (Results 1 – 23 of 23) sorted by relevance

/linux-6.12.1/include/dt-bindings/clock/
Dqcom,dispcc-sdm845.h16 #define DISP_CC_MDSS_BYTE1_CLK_SRC 6 macro
Dqcom,dispcc-sm8150.h17 #define DISP_CC_MDSS_BYTE1_CLK_SRC 7 macro
Dqcom,dispcc-sm8350.h17 #define DISP_CC_MDSS_BYTE1_CLK_SRC 7 macro
Dqcom,dispcc-sm8250.h17 #define DISP_CC_MDSS_BYTE1_CLK_SRC 7 macro
Dqcom,dispcc-sc8280xp.h22 #define DISP_CC_MDSS_BYTE1_CLK_SRC 12 macro
Dqcom,x1e80100-dispcc.h19 #define DISP_CC_MDSS_BYTE1_CLK_SRC 9 macro
Dqcom,sm8550-dispcc.h19 #define DISP_CC_MDSS_BYTE1_CLK_SRC 9 macro
Dqcom,sm8650-dispcc.h19 #define DISP_CC_MDSS_BYTE1_CLK_SRC 9 macro
Dqcom,sm8450-dispcc.h18 #define DISP_CC_MDSS_BYTE1_CLK_SRC 8 macro
/linux-6.12.1/drivers/clk/qcom/
Ddispcc-sdm845.c780 [DISP_CC_MDSS_BYTE1_CLK_SRC] = &disp_cc_mdss_byte1_clk_src.clkr,
Ddispcc-sm8250.c1166 [DISP_CC_MDSS_BYTE1_CLK_SRC] = &disp_cc_mdss_byte1_clk_src.clkr,
Ddispcc-sc8280xp.c2891 [DISP_CC_MDSS_BYTE1_CLK_SRC] = &disp0_cc_mdss_byte1_clk_src.clkr,
2973 [DISP_CC_MDSS_BYTE1_CLK_SRC] = &disp1_cc_mdss_byte1_clk_src.clkr,
Ddispcc-x1e80100.c1547 [DISP_CC_MDSS_BYTE1_CLK_SRC] = &disp_cc_mdss_byte1_clk_src.clkr,
Ddispcc-sm8450.c1640 [DISP_CC_MDSS_BYTE1_CLK_SRC] = &disp_cc_mdss_byte1_clk_src.clkr,
Ddispcc-sm8550.c1648 [DISP_CC_MDSS_BYTE1_CLK_SRC] = &disp_cc_mdss_byte1_clk_src.clkr,
/linux-6.12.1/arch/arm64/boot/dts/qcom/
Dsdm670.dtsi1591 assigned-clocks = <&dispcc DISP_CC_MDSS_BYTE1_CLK_SRC>,
Dsm8350.dtsi2811 assigned-clocks = <&dispcc DISP_CC_MDSS_BYTE1_CLK_SRC>,
Dsm8150.dtsi4071 assigned-clocks = <&dispcc DISP_CC_MDSS_BYTE1_CLK_SRC>,
Dsm8450.dtsi3361 assigned-clocks = <&dispcc DISP_CC_MDSS_BYTE1_CLK_SRC>, <&dispcc DISP_CC_MDSS_PCLK1_CLK_SRC>;
Dsdm845.dtsi4779 assigned-clocks = <&dispcc DISP_CC_MDSS_BYTE1_CLK_SRC>, <&dispcc DISP_CC_MDSS_PCLK1_CLK_SRC>;
Dsm8550.dtsi3163 assigned-clocks = <&dispcc DISP_CC_MDSS_BYTE1_CLK_SRC>,
Dsm8650.dtsi3675 assigned-clocks = <&dispcc DISP_CC_MDSS_BYTE1_CLK_SRC>,
Dsm8250.dtsi4952 assigned-clocks = <&dispcc DISP_CC_MDSS_BYTE1_CLK_SRC>, <&dispcc DISP_CC_MDSS_PCLK1_CLK_SRC>;