Home
last modified time | relevance | path

Searched refs:DCLK_VOP0 (Results 1 – 25 of 39) sorted by relevance

12

/linux-6.12.1/include/dt-bindings/clock/
Drk3288-cru.h87 #define DCLK_VOP0 190 macro
Drk3399-cru.h129 #define DCLK_VOP0 180 macro
Drockchip,rk3588-cru.h624 #define DCLK_VOP0 609 macro
Drk3568-cru.h287 #define DCLK_VOP0 223 macro
/linux-6.12.1/arch/arm64/boot/dts/rockchip/
Drk3566-radxa-cm3-io.dts267 assigned-clocks = <&cru DCLK_VOP0>, <&cru DCLK_VOP1>;
Drk3568-fastrhino-r66s.dtsi453 assigned-clocks = <&cru DCLK_VOP0>, <&cru DCLK_VOP1>;
Drk3566-radxa-zero-3.dtsi516 assigned-clocks = <&cru DCLK_VOP0>, <&cru DCLK_VOP1>;
Drk3566-box-demo.dts468 assigned-clocks = <&cru DCLK_VOP0>, <&cru DCLK_VOP1>;
Drk3568-wolfvision-pf5.dts514 assigned-clocks = <&cru DCLK_VOP0>, <&cru DCLK_VOP2>;
Drk3568-nanopi-r5s.dtsi573 assigned-clocks = <&cru DCLK_VOP0>, <&cru DCLK_VOP1>;
Drk3566-lubancat-1.dts576 assigned-clocks = <&cru DCLK_VOP0>, <&cru DCLK_VOP1>;
Drk3566-odroid-m1s.dts649 assigned-clocks = <&cru DCLK_VOP0>, <&cru DCLK_VOP1>;
Drk3568-roc-pc.dts633 assigned-clocks = <&cru DCLK_VOP0>, <&cru DCLK_VOP1>;
Drk3566-orangepi-3b.dtsi664 assigned-clocks = <&cru DCLK_VOP0>, <&cru DCLK_VOP1>;
Drk3566-rock-3c.dts712 assigned-clocks = <&cru DCLK_VOP0>, <&cru DCLK_VOP1>;
Drk3566-anbernic-rgxx3.dtsi705 assigned-clocks = <&cru DCLK_VOP0>, <&cru DCLK_VOP1>;
Drk3566-soquartz.dtsi671 assigned-clocks = <&cru DCLK_VOP0>, <&cru DCLK_VOP1>;
Drk3568-lubancat-2.dts676 assigned-clocks = <&cru DCLK_VOP0>, <&cru DCLK_VOP1>;
Drk3568-evb1-v10.dts675 assigned-clocks = <&cru DCLK_VOP0>, <&cru DCLK_VOP1>;
Drk3566-roc-pc.dts686 assigned-clocks = <&cru DCLK_VOP0>, <&cru DCLK_VOP1>;
Drk3566-lckfb-tspi.dts711 assigned-clocks = <&cru DCLK_VOP0>, <&cru DCLK_VOP1>;
Drk3568-odroid-m1.dts727 assigned-clocks = <&cru DCLK_VOP0>, <&cru DCLK_VOP1>;
Drk3399-pinephone-pro.dts672 assigned-clocks = <&cru DCLK_VOP0_DIV>, <&cru DCLK_VOP0>,
Drk3566-quartz64-b.dts726 assigned-clocks = <&cru DCLK_VOP0>, <&cru DCLK_VOP1>;
Drk3568-rock-3b.dts767 assigned-clocks = <&cru DCLK_VOP0>, <&cru DCLK_VOP1>;

12