Home
last modified time | relevance | path

Searched +full:num +full:- +full:sources (Results 1 – 25 of 151) sorted by relevance

1234567

/linux-6.12.1/Documentation/devicetree/bindings/interrupt-controller/
Driscv,aplic.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/interrupt-controller/riscv,aplic.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: RISC-V Advanced Platform Level Interrupt Controller (APLIC)
10 - Anup Patel <anup@brainfault.org>
13 The RISC-V advanced interrupt architecture (AIA) defines an advanced
15 in a RISC-V platform. The RISC-V AIA specification can be found at
16 https://github.com/riscv/riscv-aia.
18 The RISC-V APLIC is implemented as hierarchical APLIC domains where all
[all …]
Dimg,pdc-intc.txt10 - compatible: Specifies the compatibility list for the interrupt controller.
11 The type shall be <string> and the value shall include "img,pdc-intc".
13 - reg: Specifies the base PDC physical address(s) and size(s) of the
14 addressable register space. The type shall be <prop-encoded-array>.
16 - interrupt-controller: The presence of this property identifies the node
19 - #interrupt-cells: Specifies the number of cells needed to encode an
22 - num-perips: Number of waking peripherals.
24 - num-syswakes: Number of SysWake inputs.
26 - interrupts: List of interrupt specifiers. The first specifier shall be the
34 - <1st-cell>: The interrupt-number that identifies the interrupt source.
[all …]
/linux-6.12.1/drivers/leds/flash/
Dleds-mt6370-flash.c1 // SPDX-License-Identifier: GPL-2.0-only
15 #include <linux/led-class-flash.h>
22 #include <media/v4l2-flash-led-class.h>
43 #define MT6370_FLCSEN_MASK(_id) BIT(MT6370_LED_FLASH2 - (_id))
90 struct mt6370_priv *priv = led->priv; in mt6370_torch_brightness_set()
91 u32 led_enable_mask = led->led_no == MT6370_LED_JOINT ? MT6370_FLCSEN_MASK_ALL : in mt6370_torch_brightness_set()
92 MT6370_FLCSEN_MASK(led->led_no); in mt6370_torch_brightness_set()
98 mutex_lock(&priv->lock); in mt6370_torch_brightness_set()
104 if (priv->fled_strobe_used) { in mt6370_torch_brightness_set()
105 dev_warn(lcdev->dev, "Please disable strobe first [%d]\n", priv->fled_strobe_used); in mt6370_torch_brightness_set()
[all …]
Dleds-sy7802.c1 // SPDX-License-Identifier: GPL-2.0-or-later
11 #include <linux/led-class-flash.h>
112 struct sy7802 *chip = led->chip; in sy7802_torch_brightness_set()
120 mutex_lock(&chip->mutex); in sy7802_torch_brightness_set()
122 if (chip->fled_strobe_used) { in sy7802_torch_brightness_set()
123 dev_warn(chip->dev, "Cannot set torch brightness whilst strobe is enabled\n"); in sy7802_torch_brightness_set()
124 ret = -EBUSY; in sy7802_torch_brightness_set()
129 fled_torch_used_tmp = chip->fled_torch_used | BIT(led->led_id); in sy7802_torch_brightness_set()
131 fled_torch_used_tmp = chip->fled_torch_used & ~BIT(led->led_id); in sy7802_torch_brightness_set()
133 led_enable_mask = led->led_id == SY7802_LED_JOINT ? in sy7802_torch_brightness_set()
[all …]
/linux-6.12.1/Documentation/devicetree/bindings/nios2/
Dnios2.txt6 Users can use sopc2dts tool for generating device tree sources (dts) from a
11 - compatible: Compatible property value should be "altr,nios2-1.0".
12 - reg: Contains CPU index.
13 - interrupt-controller: Specifies that the node is an interrupt controller
14 - #interrupt-cells: Specifies the number of cells needed to encode an
16 - clock-frequency: Contains the clock frequency for CPU, in Hz.
17 - dcache-line-size: Contains data cache line size.
18 - icache-line-size: Contains instruction line size.
19 - dcache-size: Contains data cache size.
20 - icache-size: Contains instruction cache size.
[all …]
/linux-6.12.1/drivers/firmware/imx/
Dsm-misc.c1 // SPDX-License-Identifier: GPL-2.0+
20 return -EPROBE_DEFER; in scmi_imx_misc_ctrl_set()
22 return imx_misc_ctrl_ops->misc_ctrl_set(ph, id, 1, &val); in scmi_imx_misc_ctrl_set()
26 int scmi_imx_misc_ctrl_get(u32 id, u32 *num, u32 *val) in scmi_imx_misc_ctrl_get() argument
29 return -EPROBE_DEFER; in scmi_imx_misc_ctrl_get()
31 return imx_misc_ctrl_ops->misc_ctrl_get(ph, id, num, val); in scmi_imx_misc_ctrl_get()
49 const struct scmi_handle *handle = sdev->handle; in scmi_imx_misc_ctrl_probe()
50 struct device_node *np = sdev->dev.of_node; in scmi_imx_misc_ctrl_probe()
52 int ret, i, num; in scmi_imx_misc_ctrl_probe() local
55 return -ENODEV; in scmi_imx_misc_ctrl_probe()
[all …]
/linux-6.12.1/arch/arm/boot/dts/ti/omap/
Domap4-droid4-xt894.dts1 // SPDX-License-Identifier: GPL-2.0-only
2 /dts-v1/;
4 #include "motorola-mapphone-xt8xx.dtsi"
11 stdout-path = &uart3;
20 compatible = "gpio-keys";
26 linux,can-disable;
28 debounce-interval = <10>;
37 interrupts-extended = <&omap4_pmx_core 0xd6>;
39 linux,input-type = <EV_SW>;
41 linux,can-disable;
[all …]
Domap4-droid-bionic-xt875.dts1 // SPDX-License-Identifier: GPL-2.0-only
2 /dts-v1/;
4 #include "motorola-mapphone-xt8xx.dtsi"
8 compatible = "motorola,droid-bionic", "ti,omap4430", "ti,omap4";
11 stdout-path = &uart3;
21 keypad,num-rows = <8>;
22 keypad,num-columns = <8>;
30 led-controller@38 {
32 #address-cells = <1>;
33 #size-cells = <0>;
[all …]
/linux-6.12.1/Documentation/devicetree/bindings/arm/
Dqcom,coresight-tpdm.yaml1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
4 ---
5 $id: http://devicetree.org/schemas/arm/qcom,coresight-tpdm.yaml#
6 $schema: http://devicetree.org/meta-schemas/core.yaml#
8 title: Trace, Profiling and Diagnostics Monitor - TPDM
13 Basic Counts (BC), Tenure Counts (TC), Continuous Multi-Bit (CMB), and Discrete
19 sources and send it to a TPDA for packetization, timestamping, and funneling.
22 - Mao Jinlong <quic_jinlmao@quicinc.com>
23 - Tao Zhang <quic_taozha@quicinc.com>
31 - qcom,coresight-tpdm
[all …]
/linux-6.12.1/drivers/pinctrl/
Dpinctrl-rockchip.h1 /* SPDX-License-Identifier: GPL-2.0-only */
3 * Copyright (c) 2020-2021 Rockchip Electronics Co. Ltd.
8 * With some ideas taken from pinctrl-samsung:
14 * and pinctrl-at91:
15 * Copyright (C) 2011-2012 Jean-Christophe PLAGNIOL-VILLARD <plagnioj@jcrosoft.com>
243 * @offset: if initialized to -1 it will be autocalculated, by specifying
276 * @offset: if initialized to -1 it will be autocalculated, by specifying
300 * @iomux: array describing the 4 iomux sources of the bank
301 * @drv: array describing the 4 drive strength sources of the bank
302 * @pull_type: array describing the 4 pull type sources of the bank
[all …]
/linux-6.12.1/tools/include/nolibc/
Darch-mips.h1 /* SPDX-License-Identifier: LGPL-2.1 OR MIT */
4 * Copyright (C) 2017-2022 Willy Tarreau <w@1wt.eu>
18 * - WARNING! there's always a delayed slot!
19 * - WARNING again, the syntax is different, registers take a '$' and numbers
21 * - registers are 32-bit
22 * - stack is 8-byte aligned
23 * - syscall number is passed in v0 (starts at 0xfa0).
24 * - arguments are in a0, a1, a2, a3, then the stack. The caller needs to
26 * - Many registers are clobbered, in fact only a0..a2 and s0..s8 are
27 * preserved. See: https://www.linux-mips.org/wiki/Syscall as well as
[all …]
/linux-6.12.1/drivers/irqchip/
Dirq-riscv-aplic-main.c1 // SPDX-License-Identifier: GPL-2.0
9 #include <linux/irqchip/riscv-aplic.h>
10 #include <linux/irqchip/riscv-imsic.h>
17 #include "irq-riscv-aplic-main.h"
23 writel(d->hwirq, priv->regs + APLIC_SETIENUM); in aplic_irq_unmask()
30 writel(d->hwirq, priv->regs + APLIC_CLRIENUM); in aplic_irq_mask()
56 return -EINVAL; in aplic_irq_set_type()
59 sourcecfg = priv->regs + APLIC_SOURCECFG_BASE; in aplic_irq_set_type()
60 sourcecfg += (d->hwirq - 1) * sizeof(u32); in aplic_irq_set_type()
69 if (WARN_ON(fwspec->param_count < 2)) in aplic_irqdomain_translate()
[all …]
Dirq-imgpdc.c1 // SPDX-License-Identifier: GPL-2.0
5 * Copyright 2010-2013 Imagination Technologies Ltd.
66 * struct pdc_intc_priv - private pdc interrupt data.
92 iowrite32(data, priv->pdc_base + reg_offs); in pdc_write()
98 return ioread32(priv->pdc_base + reg_offs); in pdc_read()
112 return hw - SYS0_HWIRQ; in hwirq_to_syswake()
122 return (struct pdc_intc_priv *)data->domain->host_data; in irqd_to_priv()
135 raw_spin_lock(&priv->lock); in perip_irq_mask()
136 priv->irq_route &= ~data->mask; in perip_irq_mask()
137 pdc_write(priv, PDC_IRQ_ROUTE, priv->irq_route); in perip_irq_mask()
[all …]
/linux-6.12.1/drivers/usb/gadget/function/
Df_sourcesink.c1 // SPDX-License-Identifier: GPL-2.0+
3 * f_sourcesink.c - USB peripheral source/sink configuration driver
5 * Copyright (C) 2003-2008 David Brownell
25 * This just sinks bulk packets OUT to the peripheral and sources them IN
30 * plus two that support control-OUT tests. If the optional "autoresume"
32 * test harness from USB-IF.
58 /*-------------------------------------------------------------------------*/
271 /* function-specific strings: */
279 .language = 0x0409, /* en-us */
288 /*-------------------------------------------------------------------------*/
[all …]
/linux-6.12.1/Documentation/devicetree/bindings/mailbox/
Dti,omap-mailbox.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/mailbox/ti,omap-mailbox.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Suman Anna <s-anna@ti.com>
28 appropriate programming of the rx and tx interrupt sources on the appropriate
35 lines can also be routed to different processor sub-systems on DRA7xx as they
49 within a SoC. The sub-mailboxes (actual communication channels) are
56 "mbox-names" (please see Documentation/devicetree/bindings/mailbox/mailbox.txt
59 phandle to the intended sub-mailbox child node to be used for communication.
[all …]
/linux-6.12.1/Documentation/devicetree/bindings/net/
Dibm,emac.txt8 correct clock-frequency property.
13 - device_type : "network"
15 - compatible : compatible list, contains 2 entries, first is
16 "ibm,emac-CHIP" where CHIP is the host ASIC (440gx,
18 "ibm,emac4". For Axon, thus, we have: "ibm,emac-axon",
20 - interrupts : <interrupt mapping for EMAC IRQ and WOL IRQ>
21 - reg : <registers mapping>
22 - local-mac-address : 6 bytes, MAC address
23 - mal-device : phandle of the associated McMAL node
24 - mal-tx-channel : 1 cell, index of the tx channel on McMAL associated
[all …]
/linux-6.12.1/sound/firewire/bebob/
Dbebob_focusrite.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * bebob_focusrite.c - a part of driver for BeBoB based devices
5 * Copyright (c) 2013-2014 Takashi Sakamoto
29 /* clock sources as returned from register of Saffire Pro 10 and 26 */
68 err = snd_fw_transaction(bebob->unit, TCODE_READ_BLOCK_REQUEST, in saffire_read_block()
86 err = snd_fw_transaction(bebob->unit, TCODE_READ_QUADLET_REQUEST, in saffire_read_quad()
102 return snd_fw_transaction(bebob->unit, TCODE_WRITE_QUADLET_REQUEST, in saffire_write_quad()
124 [SAFFIREPRO_CLOCK_SOURCE_SKIP] = -1, /* not supported */
126 [SAFFIREPRO_CLOCK_SOURCE_ADAT1] = -1, /* not supported */
127 [SAFFIREPRO_CLOCK_SOURCE_ADAT2] = -1, /* not supported */
[all …]
/linux-6.12.1/Documentation/devicetree/bindings/clock/
Dsilabs,si5341.txt6 https://www.silabs.com/documents/public/data-sheets/Si5341-40-D-DataSheet.pdf
8 https://www.silabs.com/documents/public/reference-manuals/Si5341-40-D-RM.pdf
10 https://www.silabs.com/documents/public/reference-manuals/Si5345-44-42-D-RM.pdf
13 clocks. The chip contains a PLL that sources 5 (or 4) multisynth clocks, which
21 chip at boot, in case you have a (pre-)programmed device. If the PLL is not
33 - compatible: shall be one of the following:
34 "silabs,si5340" - Si5340 A/B/C/D
35 "silabs,si5341" - Si5341 A/B/C/D
36 "silabs,si5342" - Si5342 A/B/C/D
37 "silabs,si5344" - Si5344 A/B/C/D
[all …]
/linux-6.12.1/Documentation/devicetree/bindings/pci/
Dsnps,dw-pcie-common.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/pci/snps,dw-pcie-common.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Jingoo Han <jingoohan1@gmail.com>
11 - Gustavo Pimentel <gustavo.pimentel@synopsys.com>
23 Interface - DBI. In accordance with the reference manual the register
24 configuration space belongs to the Configuration-Dependent Module (CDM)
25 and is split up into several sub-parts Standard PCIe configuration
26 space, Port Logic Registers (PL), Shadow Config-space Registers,
[all …]
Dmvebu-pci.txt5 - compatible: one of the following values:
6 marvell,armada-370-pcie
7 marvell,armada-xp-pcie
8 marvell,dove-pcie
9 marvell,kirkwood-pcie
10 - #address-cells, set to <3>
11 - #size-cells, set to <2>
12 - #interrupt-cells, set to <1>
13 - bus-range: PCI bus numbers covered
14 - device_type, set to "pci"
[all …]
/linux-6.12.1/arch/arm/boot/dts/broadcom/
Dbcm4708-buffalo-wzr-1750dhp.dts1 // SPDX-License-Identifier: GPL-2.0-or-later OR MIT
4 * DTS for Buffalo WZR-1750DHP
9 /dts-v1/;
12 #include "bcm5301x-nand-cs0-bch8.dtsi"
15 compatible = "buffalo,wzr-1750dhp", "brcm,bcm4708";
16 model = "Buffalo WZR-1750DHP (BCM4708)";
29 compatible = "spi-gpio";
30 num-chipselects = <1>;
31 sck-gpios = <&chipcommon 7 0>;
32 mosi-gpios = <&chipcommon 4 0>;
[all …]
Dbcm4708-buffalo-wzr-1166dhp-common.dtsi1 // SPDX-License-Identifier: GPL-2.0-or-later OR MIT
4 * DTS for Buffalo WZR-1166DHP and WZR-1166DHP2
12 #include "bcm5301x-nand-cs0-bch8.dtsi"
13 #include <dt-bindings/leds/common.h>
17 compatible = "spi-gpio";
18 num-chipselects = <1>;
19 sck-gpios = <&chipcommon 7 0>;
20 mosi-gpios = <&chipcommon 4 0>;
21 cs-gpios = <&chipcommon 6 0>;
22 #address-cells = <1>;
[all …]
/linux-6.12.1/sound/core/seq/
Dseq_ports.h1 /* SPDX-License-Identifier: GPL-2.0-or-later */
31 struct list_head src_list; /* link of sources */
90 struct snd_seq_client_port *snd_seq_port_use_ptr(struct snd_seq_client *client, int num);
92 /* search for next port - port is locked if found */
97 #define snd_seq_port_unlock(port) snd_use_lock_free(&(port)->use_lock)
/linux-6.12.1/Documentation/devicetree/bindings/usb/
Dsnps,dwc3.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Felipe Balbi <balbi@kernel.org>
14 be presented as a standalone DT node with an optional vendor-specific
18 - $ref: usb-drd.yaml#
19 - if:
25 - dr_mode
29 $ref: usb-xhci.yaml#
35 - const: snps,dwc3
[all …]
/linux-6.12.1/arch/arm64/boot/dts/ti/
Dk3-am62a-main.dtsi1 // SPDX-License-Identifier: GPL-2.0-only OR MIT
5 * Copyright (C) 2022-2024 Texas Instruments Incorporated - https://www.ti.com/
10 compatible = "mmio-sram";
12 #address-cells = <1>;
13 #size-cells = <1>;
17 gic500: interrupt-controller@1800000 {
18 compatible = "arm,gic-v3";
25 #address-cells = <2>;
26 #size-cells = <2>;
28 #interrupt-cells = <3>;
[all …]

1234567