Home
last modified time | relevance | path

Searched +full:num +full:- +full:channels (Results 1 – 25 of 642) sorted by relevance

12345678910>>...26

/linux-6.12.1/Documentation/devicetree/bindings/sound/
Dxlnx,i2s.txt1 Device-Tree bindings for Xilinx I2S PL block
6 - compatible: "xlnx,i2s-transmitter-1.0" for playback and
7 "xlnx,i2s-receiver-1.0" for capture
10 - reg: Base address and size of the IP core instance.
11 - xlnx,dwidth: sample data width. Can be any of 16, 24.
12 - xlnx,num-channels: Number of I2S streams. Can be any of 1, 2, 3, 4.
13 supported channels = 2 * xlnx,num-channels
18 compatible = "xlnx,i2s-receiver-1.0";
21 xlnx,num-channels = <1>;
24 compatible = "xlnx,i2s-transmitter-1.0";
[all …]
Ddmic-codec.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
4 $id: http://devicetree.org/schemas/sound/dmic-codec.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Arnaud Pouliquen <arnaud.pouliquen@foss.st.com>
13 - $ref: dai-common.yaml#
17 const: dmic-codec
19 '#sound-dai-cells':
22 dmicen-gpios:
26 num-channels:
[all …]
Dfsl,qmc-audio.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/sound/fsl,qmc-audio.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Herve Codina <herve.codina@bootlin.com>
14 Controller) channels to transfer the audio data.
16 if only one QMC channel is used by the DAI or it is working in non-interleaved
17 mode if several QMC channels are used by the DAI.
20 - $ref: dai-common.yaml#
24 const: fsl,qmc-audio
[all …]
/linux-6.12.1/include/uapi/linux/hsi/
Dhsi_char.h1 /* SPDX-License-Identifier: GPL-2.0 WITH Linux-syscall-note */
16 #define HSC_IOW(num, dtype) _IOW(HSI_CHAR_MAGIC, num, dtype) argument
17 #define HSC_IOR(num, dtype) _IOR(HSI_CHAR_MAGIC, num, dtype) argument
18 #define HSC_IOWR(num, dtype) _IOWR(HSI_CHAR_MAGIC, num, dtype) argument
19 #define HSC_IO(num) _IO(HSI_CHAR_MAGIC, num) argument
41 __u32 channels; member
46 __u32 channels; member
/linux-6.12.1/sound/usb/
Dmixer_scarlett.c1 // SPDX-License-Identifier: GPL-2.0-or-later
21 * Auto-detection via UAC2 is not feasible to properly discover the vast
38 * - change Impedance of inputs (Line-in, Mic / Instrument, Hi-Z)
39 * - select clock source
40 * - dynamic input to mixer-matrix assignment
41 * - 18 x 6 mixer-matrix gain stages
42 * - bus routing & volume control
43 * - automatic re-initialization on connect if device was power-cycled
49 * pad (-10dB) switch, wValue=0x0b01 + channel, data=Off/On (2bytes)
54 * 0x29 Set Sample-rate, wValue=0x0100, data=sample-rate(4bytes)
[all …]
/linux-6.12.1/drivers/iio/adc/
Dad7606.h1 /* SPDX-License-Identifier: GPL-2.0 */
11 #define AD760X_CHANNEL(num, mask_sep, mask_type, mask_all) { \ argument
14 .channel = num, \
15 .address = num, \
19 .scan_index = num, \
28 #define AD7605_CHANNEL(num) \ argument
29 AD760X_CHANNEL(num, BIT(IIO_CHAN_INFO_RAW), \
32 #define AD7606_CHANNEL(num) \ argument
33 AD760X_CHANNEL(num, BIT(IIO_CHAN_INFO_RAW), \
37 #define AD7616_CHANNEL(num) \ argument
[all …]
Dad7606_par.c1 // SPDX-License-Identifier: GPL-2.0
29 * other channels. This can be used to check that the incoming data is in ad7606_par16_read_block()
35 int num = count; in ad7606_par16_read_block() local
38 if (st->gpio_frstdata) { in ad7606_par16_read_block()
39 insw((unsigned long)st->base_address, _buf, 1); in ad7606_par16_read_block()
40 if (!gpiod_get_value(st->gpio_frstdata)) { in ad7606_par16_read_block()
42 return -EIO; in ad7606_par16_read_block()
45 num--; in ad7606_par16_read_block()
47 insw((unsigned long)st->base_address, _buf, num); in ad7606_par16_read_block()
63 * other channels. This can be used to check that the incoming data is in ad7606_par8_read_block()
[all …]
Dti-adc084s021.c1 // SPDX-License-Identifier: GPL-2.0-only
31 __be16 channels[4]; member
39 __be16 rx_buf[5]; /* First 16-bits are trash */
42 #define ADC084S021_VOLTAGE_CHANNEL(num) \ argument
45 .channel = (num), \
47 .scan_index = (num), \
68 * adc084s021_adc_conversion() - Read an ADC channel and return its value.
75 int n_words = (adc->spi_trans.len >> 1) - 1; /* Discard first word */ in adc084s021_adc_conversion()
79 ret = spi_sync(adc->spi, &adc->message); in adc084s021_adc_conversion()
84 *(data + i) = adc->rx_buf[i + 1]; in adc084s021_adc_conversion()
[all …]
/linux-6.12.1/tools/iio/
Diio_generic_buffer.c1 // SPDX-License-Identifier: GPL-2.0-only
12 * generic_buffer -n <device_name> -t <trigger_name>
38 * enum autochan - state for the automatic channel enabling mechanism
47 * size_from_channelarray() - calculate the storage size of a scan
48 * @channels: the channel info array
49 * @num_channels: number of channels
51 * Has the side effect of filling the channels[i].location values used
54 static unsigned int size_from_channelarray(struct iio_channel_info *channels, int num_channels) in size_from_channelarray() argument
61 if (channels[i].bytes > max) in size_from_channelarray()
62 max = channels[i].bytes; in size_from_channelarray()
[all …]
/linux-6.12.1/arch/x86/kernel/
Dhpet.c1 // SPDX-License-Identifier: GPL-2.0-only
27 unsigned int num; member
40 struct hpet_channel *channels; member
52 u8 hpet_blockid; /* OS timer block num */
133 * is_hpet_enabled - Check whether the legacy HPET timer interrupt is enabled
143 u32 i, id, period, cfg, status, channels, l, h; in _hpet_print_config() local
159 channels = ((id & HPET_ID_NUMBER) >> HPET_ID_NUMBER_SHIFT) + 1; in _hpet_print_config()
161 for (i = 0; i < channels; i++) { in _hpet_print_config()
207 struct hpet_channel *hc = hpet_base.channels + i; in hpet_reserve_platform_timers()
210 hd.hd_irq[i] = hc->irq; in hpet_reserve_platform_timers()
[all …]
/linux-6.12.1/drivers/net/ethernet/mellanox/mlx5/core/en/
Dchannels.c1 // SPDX-License-Identifier: GPL-2.0 OR Linux-OpenIB
4 #include "channels.h"
11 return chs->num; in mlx5e_channels_get_num()
17 return chs->c[ix]; in mlx5e_channels_get()
24 return test_bit(MLX5E_CHANNEL_STATE_XSK, c->state); in mlx5e_channels_is_xsk()
32 *rqn = c->rq.rqn; in mlx5e_channels_get_regular_rqn()
34 *vhca_id = MLX5_CAP_GEN(c->mdev, vhca_id); in mlx5e_channels_get_regular_rqn()
42 WARN_ON_ONCE(!test_bit(MLX5E_CHANNEL_STATE_XSK, c->state)); in mlx5e_channels_get_xsk_rqn()
44 *rqn = c->xskrq.rqn; in mlx5e_channels_get_xsk_rqn()
46 *vhca_id = MLX5_CAP_GEN(c->mdev, vhca_id); in mlx5e_channels_get_xsk_rqn()
[all …]
/linux-6.12.1/drivers/hsi/controllers/
Domap_ssi_port.c1 // SPDX-License-Identifier: GPL-2.0-only
12 #include <linux/dma-mapping.h>
36 return gpiod_get_value(omap_port->wake_gpio); in ssi_wakein()
44 debugfs_remove_recursive(omap_port->dir); in ssi_debug_remove_port()
49 struct hsi_port *port = m->private; in ssi_port_regs_show()
51 struct hsi_controller *ssi = to_hsi_controller(port->device.parent); in ssi_port_regs_show()
53 void __iomem *base = omap_ssi->sys; in ssi_port_regs_show()
56 pm_runtime_get_sync(omap_port->pdev); in ssi_port_regs_show()
57 if (omap_port->wake_irq > 0) in ssi_port_regs_show()
60 readl(base + SSI_WAKE_REG(port->num))); in ssi_port_regs_show()
[all …]
/linux-6.12.1/Documentation/devicetree/bindings/pwm/
Dpwm-st.txt2 --------------------------------------
5 - compatible : "st,pwm"
6 - #pwm-cells : Number of cells used to specify a PWM. First cell
7 specifies the per-chip index of the PWM to use and the
8 second cell is the period in nanoseconds - fixed to 2
10 - reg : Physical base address and length of the controller's
12 - pinctrl-names: Set to "default".
13 - pinctrl-0: List of phandles pointing to pin configuration nodes
16 - clock-names: Valid entries are "pwm" and/or "capture".
17 - clocks: phandle of the clock used by the PWM module.
[all …]
/linux-6.12.1/sound/soc/codecs/
Dad193x.c1 // SPDX-License-Identifier: GPL-2.0-or-later
30 * AD193X volume/mute/de-emphasis etc. controls
37 static const DECLARE_TLV_DB_MINMAX(adau193x_tlv, -9563, 0);
67 /* DAC de-emphasis */
78 /* ADC high-pass filter */
105 struct snd_soc_component *component = snd_soc_dapm_to_component(source->dapm); in ad193x_check_pll()
108 return !!ad193x->sysclk; in ad193x_check_pll()
131 switch (ad193x->type) { in ad193x_has_adc()
148 struct ad193x_priv *ad193x = snd_soc_component_get_drvdata(dai->component); in ad193x_mute()
151 regmap_update_bits(ad193x->regmap, AD193X_DAC_CTRL2, in ad193x_mute()
[all …]
/linux-6.12.1/sound/core/
Dpcm_lib.c1 // SPDX-License-Identifier: GPL-2.0-or-later
5 * Abramo Bagnara <abramo@alsa-project.org>
43 delta = new_ptr - ptr; in update_silence_vars()
47 delta += runtime->boundary; in update_silence_vars()
48 if ((snd_pcm_uframes_t)delta < runtime->silence_filled) in update_silence_vars()
49 runtime->silence_filled -= delta; in update_silence_vars()
51 runtime->silence_filled = 0; in update_silence_vars()
52 runtime->silence_start = new_ptr; in update_silence_vars()
57 * runtime->silence_start: starting pointer to silence area
58 * runtime->silence_filled: size filled with silence
[all …]
/linux-6.12.1/drivers/media/platform/renesas/
Drcar_drif.c1 // SPDX-License-Identifier: GPL-2.0+
3 * R-Car Gen3 Digital Radio Interface (DRIF) driver
9 * The R-Car DRIF is a receive only MSIOF like controller with an
11 * then this driver uses the SYS-DMAC engine to move the data from
15 * channels DRIFx0 & DRIFx1 within itself with each having its own resources
16 * like module clk, register set, irq and dma. These internal channels share
18 * considered to represent the two internal channels. This internal split
22 * (1) both internal channels (D0 & D1) to receive data in parallel (or)
29 * framework. This driver expects a tuner driver (sub-device) to bind
42 #include <linux/dma-mapping.h>
[all …]
/linux-6.12.1/drivers/dma/
Dste_dma40.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * Copyright (C) Ericsson AB 2007-2008
4 * Copyright (C) ST-Ericsson SA 2008-2010
5 * Author: Per Forlin <per.forlin@stericsson.com> for ST-Ericsson
6 * Author: Jonas Aaberg <jonas.aberg@stericsson.com> for ST-Ericsson
9 #include <linux/dma-mapping.h>
32 * struct stedma40_platform_data - Configuration struct for the dma device.
34 * @disabled_channels: A vector, ending with -1, that marks physical channels
36 * @soft_lli_chans: A vector, that marks physical channels will use LLI by SW
40 * @num_of_soft_lli_chans: The number of channels that needs to be configured
[all …]
/linux-6.12.1/Documentation/devicetree/bindings/dma/xilinx/
Dxilinx_dma.txt2 It can be configured to have one channel or two channels. If configured
3 as two channels, one is to transmit to the video device and another is
7 target devices. It can be configured to have one channel or two channels.
8 If configured as two channels, one is to transmit to the device and another
11 Xilinx AXI CDMA engine, it does transfers between memory-mapped source
12 address and a memory-mapped destination address.
16 and receive channels.
19 - compatible: Should be one of-
20 "xlnx,axi-vdma-1.00.a"
21 "xlnx,axi-dma-1.00.a"
[all …]
/linux-6.12.1/sound/firewire/bebob/
Dbebob_maudio.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * bebob_maudio.c - a part of driver for BeBoB based devices
5 * Copyright (c) 2013-2014 Takashi Sakamoto
24 * source is not SYT-Match (I note no devices use SYT-Match).
33 * write-transaction directly into a certain address. All of addresses for mixer
88 * For some M-Audio devices, this module just send cue to load firmware. After
107 * 'date' is not null-terminated. in snd_bebob_maudio_load_firmware()
110 dev_err(&unit->device, in snd_bebob_maudio_load_firmware()
112 return -ENXIO; in snd_bebob_maudio_load_firmware()
117 return -ENOMEM; in snd_bebob_maudio_load_firmware()
[all …]
Dbebob_focusrite.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * bebob_focusrite.c - a part of driver for BeBoB based devices
5 * Copyright (c) 2013-2014 Takashi Sakamoto
68 err = snd_fw_transaction(bebob->unit, TCODE_READ_BLOCK_REQUEST, in saffire_read_block()
86 err = snd_fw_transaction(bebob->unit, TCODE_READ_QUADLET_REQUEST, in saffire_read_quad()
102 return snd_fw_transaction(bebob->unit, TCODE_WRITE_QUADLET_REQUEST, in saffire_write_quad()
124 [SAFFIREPRO_CLOCK_SOURCE_SKIP] = -1, /* not supported */
126 [SAFFIREPRO_CLOCK_SOURCE_ADAT1] = -1, /* not supported */
127 [SAFFIREPRO_CLOCK_SOURCE_ADAT2] = -1, /* not supported */
133 [SAFFIREPRO_CLOCK_SOURCE_SKIP] = -1, /* not supported */
[all …]
/linux-6.12.1/Documentation/devicetree/bindings/usb/
Dam33xx-usb.txt3 - compatible: ti,am33xx-usb
4 - reg: offset and length of the usbss register sets
5 - ti,hwmods : must be "usb_otg_hs"
13 - compatible: ti,am335x-usb-ctrl-module
14 - reg: offset and length of the "USB control registers" in the "Control
17 - reg-names: "phy_ctrl" for the "USB control registers" and "wakeup" for
22 compatible: ti,am335x-usb-phy
25 reg-names: phy
31 - compatible: ti,musb-am33xx
32 - reg: offset and length of "USB Controller Registers", and offset and
[all …]
/linux-6.12.1/drivers/net/wireless/intel/iwlwifi/fw/api/
Dscan.h1 /* SPDX-License-Identifier: GPL-2.0 OR BSD-3-Clause */
3 * Copyright (C) 2012-2014, 2018-2024 Intel Corporation
4 * Copyright (C) 2013-2015 Intel Mobile Communications GmbH
5 * Copyright (C) 2016-2017 Intel Deutschland GmbH
13 * enum iwl_scan_subcmd_ids - scan commands
33 * struct iwl_ssid_ie - directed scan network information element
78 * struct iwl_scan_offload_blocklist - SCAN_OFFLOAD_BLACKLIST_S
81 * @client_bitmap: clients ignore this entry - enum scan_framework_client
112 * struct iwl_scan_offload_profile - SCAN_OFFLOAD_PROFILE_S
114 * @unicast_cipher: encryption algorithm to match - bitmap
[all …]
/linux-6.12.1/Documentation/devicetree/bindings/crypto/
Dfsl-sec2.txt1 Freescale SoC SEC Security Engines versions 1.x-2.x-3.x
5 - compatible : Should contain entries for this and backward compatible
9 - reg : Offset and length of the register set for the device
10 - interrupts : the SEC's interrupt number
11 - fsl,num-channels : An integer representing the number of channels
13 - fsl,channel-fifo-len : An integer representing the number of
15 - fsl,exec-units-mask : The bitmask representing what execution units
16 (EUs) are available. It's a single 32-bit cell. EU information
20 bit 0 = reserved - should be 0
23 bit 3 = set if SEC has the message digest EU (MDEU/MDEU-A)
[all …]
/linux-6.12.1/sound/soc/xilinx/
Dxlnx_i2s.c1 // SPDX-License-Identifier: GPL-2.0
32 u32 channels; member
44 return -EINVAL; in xlnx_i2s_set_sclkout_div()
46 drv_data->sysclk = 0; in xlnx_i2s_set_sclkout_div()
48 writel(div, drv_data->base + I2S_I2STIM_OFFSET); in xlnx_i2s_set_sclkout_div()
58 drv_data->sysclk = freq; in xlnx_i2s_set_sysclk()
62 if (drv_data->is_32bit_lrclk) in xlnx_i2s_set_sysclk()
65 bits_per_sample = drv_data->data_width; in xlnx_i2s_set_sysclk()
67 drv_data->ratnum.num = freq / (bits_per_sample * drv_data->channels) / 2; in xlnx_i2s_set_sysclk()
68 drv_data->ratnum.den_step = 1; in xlnx_i2s_set_sysclk()
[all …]
/linux-6.12.1/drivers/gpu/ipu-v3/
Dipu-common.c1 // SPDX-License-Identifier: GPL-2.0-or-later
4 * Copyright (C) 2005-2009 Freescale Semiconductor, Inc.
26 #include <video/imx-ipu-v3.h>
27 #include "ipu-prv.h"
31 return readl(ipu->cm_reg + offset); in ipu_cm_read()
36 writel(value, ipu->cm_reg + offset); in ipu_cm_write()
41 return ipu->id; in ipu_get_num()
157 return -EINVAL; in ipu_degrees_to_rot_mode()
193 return -EINVAL; in ipu_rot_mode_to_degrees()
200 struct ipuv3_channel *ipu_idmac_get(struct ipu_soc *ipu, unsigned num) in ipu_idmac_get() argument
[all …]

12345678910>>...26