Searched +full:nand +full:- +full:enable +full:- +full:arbiter (Results 1 – 6 of 6) sorted by relevance
/linux-6.12.1/Documentation/devicetree/bindings/mtd/ |
D | marvell,nand-controller.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/mtd/marvell,nand-controller.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Marvell NAND Flash Controller (NFC) 10 - Miquel Raynal <miquel.raynal@bootlin.com> 15 - items: 16 - const: marvell,armada-8k-nand-controller 17 - const: marvell,armada370-nand-controller 18 - enum: [all …]
|
/linux-6.12.1/arch/arm/boot/dts/marvell/ |
D | armada-385-atl-x530.dts | 1 // SPDX-License-Identifier: (GPL-2.0 OR MIT) 4 (x530/AT-GS980MX) 9 /dts-v1/; 10 #include "armada-385.dtsi" 12 #include <dt-bindings/gpio/gpio.h> 15 model = "x530/AT-GS980MX"; 19 stdout-path = "serial1:115200n8"; 32 internal-regs { 34 pinctrl-names = "default"; 35 pinctrl-0 = <&i2c0_pins>; [all …]
|
/linux-6.12.1/drivers/memory/ |
D | Kconfig | 1 # SPDX-License-Identifier: GPL-2.0-only 9 This option allows to enable specific memory controller drivers, 42 Used to configure the EBI (external bus interface) when the device- 68 bool "Baikal-T1 CM2 L2-RAM Cache Control Block" 72 Baikal-T1 CPU is based on the MIPS P5600 Warrior IP-core. The CPU 73 resides Coherency Manager v2 with embedded 1MB L2-cache. It's 75 tags and way-select latencies of RAM access. This driver provides a 76 dt properties-based and sysfs interface for it. 85 is intended to provide a glue-less interface to a variety of 86 asynchronuous memory devices like ASRAM, NOR and NAND memory. A total [all …]
|
/linux-6.12.1/drivers/bus/ |
D | Kconfig | 1 # SPDX-License-Identifier: GPL-2.0 29 Say y here to enable support for the ARM Logic Module bus 33 tristate "Broadcom STB GISB bus arbiter" 37 Driver for the Broadcom Set Top Box System-on-a-chip internal bus 38 arbiter. This driver provides timeout and target abort error handling 42 bool "Baikal-T1 APB-bus driver" 46 Baikal-T1 AXI-APB bridge is used to access the SoC subsystem CSRs. 53 errors counter. The counter and the APB-bus operations timeout can be 57 bool "Baikal-T1 AXI-bus driver" 61 AXI3-bus is the main communication bus connecting all high-speed [all …]
|
/linux-6.12.1/arch/arm/boot/dts/qcom/ |
D | qcom-ipq8064.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 2 /dts-v1/; 4 #include <dt-bindings/interrupt-controller/arm-gic.h> 5 #include <dt-bindings/mfd/qcom-rpm.h> 6 #include <dt-bindings/clock/qcom,rpmcc.h> 7 #include <dt-bindings/clock/qcom,gcc-ipq806x.h> 8 #include <dt-bindings/clock/qcom,lcc-ipq806x.h> 9 #include <dt-bindings/gpio/gpio.h> 10 #include <dt-bindings/reset/qcom,gcc-ipq806x.h> 11 #include <dt-bindings/soc/qcom,gsbi.h> [all …]
|
/linux-6.12.1/drivers/mtd/nand/raw/ |
D | marvell_nand.c | 1 // SPDX-License-Identifier: GPL-2.0 3 * Marvell NAND flash controller driver 6 * Author: Miquel RAYNAL <miquel.raynal@free-electrons.com> 9 * This NAND controller driver handles two versions of the hardware, 17 * The ECC layouts are depicted in details in Marvell AN-379, but here 28 * +-------------------------------------------------------------+ 30 * +-------------------------------------------------------------+ 39 * +----------------------------------------- 41 * +----------------------------------------- 43 * ------------------------------------------- [all …]
|