Home
last modified time | relevance | path

Searched full:eqos (Results 1 – 25 of 52) sorted by relevance

123

/linux-6.12.1/drivers/net/ethernet/stmicro/stmmac/
Ddwmac-dwc-qos-eth.c183 struct tegra_eqos *eqos = priv; in tegra_eqos_fix_speed() local
205 dev_err(eqos->dev, "invalid speed %u\n", speed); in tegra_eqos_fix_speed()
211 value = readl(eqos->regs + SDMEMCOMPPADCTRL); in tegra_eqos_fix_speed()
213 writel(value, eqos->regs + SDMEMCOMPPADCTRL); in tegra_eqos_fix_speed()
217 value = readl(eqos->regs + AUTO_CAL_CONFIG); in tegra_eqos_fix_speed()
219 writel(value, eqos->regs + AUTO_CAL_CONFIG); in tegra_eqos_fix_speed()
221 err = readl_poll_timeout_atomic(eqos->regs + AUTO_CAL_STATUS, in tegra_eqos_fix_speed()
226 dev_err(eqos->dev, "calibration did not start\n"); in tegra_eqos_fix_speed()
230 err = readl_poll_timeout_atomic(eqos->regs + AUTO_CAL_STATUS, in tegra_eqos_fix_speed()
235 dev_err(eqos->dev, "calibration didn't finish\n"); in tegra_eqos_fix_speed()
[all …]
Ddwmac-imx.c416 { .compatible = "nxp,imx8mp-dwmac-eqos", .data = &imx8mp_dwmac_data },
417 { .compatible = "nxp,imx8dxl-dwmac-eqos", .data = &imx8dxl_dwmac_data },
418 { .compatible = "nxp,imx93-dwmac-eqos", .data = &imx93_dwmac_data },
Ddwmac5.h91 /* EQoS version 5.xx VLAN Tag Filter Fail Packets Queuing */
/linux-6.12.1/Documentation/devicetree/bindings/net/
Dnxp,dwmac-imx.yaml20 - nxp,imx8mp-dwmac-eqos
21 - nxp,imx8dxl-dwmac-eqos
22 - nxp,imx93-dwmac-eqos
34 - nxp,imx8mp-dwmac-eqos
35 - nxp,imx8dxl-dwmac-eqos
36 - nxp,imx93-dwmac-eqos
46 - description: EQOS MEM clock
91 eqos: ethernet@30bf0000 {
92 compatible = "nxp,imx8mp-dwmac-eqos","snps,dwmac-5.10a";
Dsnps,dwc-qos-ethernet.txt14 - "axis,artpec6-eqos", "snps,dwc-qos-ethernet-4.10"
16 - "nvidia,tegra186-eqos", "snps,dwc-qos-ethernet-4.10"
20 "axis,artpec6-eqos", "snps,dwc-qos-ethernet-4.10". It is supported to be
28 The EQOS transmit path clock. The HW signal name is clk_tx_i.
33 The EQOS receive path clock. The HW signal name is clk_rx_i.
36 rx_125, rmii) may drive the EQOS RX path.
37 In cases where the PHY clock is directly fed into the EQOS receive path
72 - "nvidia,tegra186-eqos", "snps,dwc-qos-ethernet-4.10":
78 - "axis,artpec6-eqos", "snps,dwc-qos-ethernet-4.10":
92 - "eqos". The reset to the entire module. The HW signal name is hreset_n
[all …]
/linux-6.12.1/arch/arm64/boot/dts/freescale/
Dimx93-var-som.dtsi23 reg_eqos_phy: regulator-eqos-phy {
37 &eqos {
Dimx93-kontron-bl-osm-s.dts16 ethernet1 = &eqos;
44 &eqos { /* Second ethernet (OSM-S ETH_B) */
Dimx8dxl-ss-conn.dtsi26 eqos: ethernet@5b050000 { label
27 compatible = "nxp,imx8dxl-dwmac-eqos", "snps,dwmac-5.10a";
Dimx8mp-venice-gw75xx-2x.dts22 &eqos {
Dimx93-var-som-symphony.dts18 ethernet0 = &eqos;
147 &eqos {
Dimx8mp-dhcom-som.dtsi13 ethernet0 = &eqos;
100 &eqos { /* First ethernet */
409 eeprom0: eeprom@50 { /* EEPROM with EQoS MAC address */
818 pinctrl_eqos_rgmii: dhcom-eqos-rgmii-grp { /* RGMII */
837 pinctrl_eqos_rmii: dhcom-eqos-rmii-grp { /* RMII */
Dimx8mp-skov-reva.dtsi13 ethernet0 = &eqos;
197 &eqos {
365 ethernet = <&eqos>;
Dimx8mp-icore-mx8mp-edimm2.2.dts47 &eqos {
Dimx8mp-debix-som-a-bmb-08.dts17 ethernet0 = &eqos;
142 &eqos {
Dimx93-tqma9352-mba93xxla.dts30 ethernet1 = &eqos;
132 &eqos {
263 ethphy-eqos-irq-hog {
Dimx8mp-venice-gw702x.dtsi13 ethernet0 = &eqos;
83 &eqos {
Dimx8mp-verdin-yavia.dtsi112 &eqos {
Dimx8mp-verdin-mallow.dtsi97 &eqos {
Dimx8mp-verdin-dev.dtsi91 &eqos {
/linux-6.12.1/drivers/pinctrl/tegra/
Dpinctrl-tegra234.c1305 TEGRA_PIN_FUNCTION(eqos),
1651 PINGROUP(eqos_td3_pe4, EQOS, RSVD1, RSVD2, RSVD3, 0x15000, 0, Y, -1, 5, 6, -1, -1, 10, 12),
1652 PINGROUP(eqos_td2_pe3, EQOS, RSVD1, RSVD2, RSVD3, 0x15008, 0, Y, -1, 5, 6, -1, -1, 10, 12),
1653 PINGROUP(eqos_td1_pe2, EQOS, RSVD1, RSVD2, RSVD3, 0x15010, 0, Y, -1, 5, 6, -1, -1, 10, 12),
1654 PINGROUP(eqos_td0_pe1, EQOS, RSVD1, RSVD2, RSVD3, 0x15018, 0, Y, -1, 5, 6, -1, -1, 10, 12),
1655 PINGROUP(eqos_rd3_pf1, EQOS, RSVD1, RSVD2, RSVD3, 0x15020, 0, Y, -1, 5, 6, -1, -1, 10, 12),
1656 PINGROUP(eqos_rd2_pf0, EQOS, RSVD1, RSVD2, RSVD3, 0x15028, 0, Y, -1, 5, 6, -1, -1, 10, 12),
1657 PINGROUP(eqos_rd1_pe7, EQOS, RSVD1, RSVD2, RSVD3, 0x15030, 0, Y, -1, 5, 6, -1, -1, 10, 12),
1658 …PINGROUP(eqos_sma_mdio_pf4, EQOS, RSVD1, RSVD2, RSVD3, 0x15038, 0, Y, -1, 5, 6, -1, -1, 10, 12…
1659 PINGROUP(eqos_rd0_pe6, EQOS, RSVD1, RSVD2, RSVD3, 0x15040, 0, Y, -1, 5, 6, -1, -1, 10, 12),
[all …]
Dpinctrl-tegra194.c1256 TEGRA_PIN_FUNCTION(eqos),
1683 …PINGROUP(eqos_td3_pe4, EQOS, RSVD1, RSVD2, RSVD3, 0x15000, 0, Y, -1, -1, 6, -1, 9, 10, -1, 12…
1684 …PINGROUP(eqos_td2_pe3, EQOS, RSVD1, RSVD2, RSVD3, 0x15008, 0, Y, -1, -1, 6, -1, 9, 10, -1, 12…
1685 …PINGROUP(eqos_td1_pe2, EQOS, RSVD1, RSVD2, RSVD3, 0x15010, 0, Y, -1, -1, 6, -1, 9, 10, -1, 12…
1686 …PINGROUP(eqos_td0_pe1, EQOS, RSVD1, RSVD2, RSVD3, 0x15018, 0, Y, -1, -1, 6, -1, 9, 10, -1, 12…
1687 …PINGROUP(eqos_rd3_pf1, EQOS, RSVD1, RSVD2, RSVD3, 0x15020, 0, Y, -1, 5, 6, -1, 9, 10, -1, 12,…
1688 …PINGROUP(eqos_rd2_pf0, EQOS, RSVD1, RSVD2, RSVD3, 0x15028, 0, Y, -1, -1, 6, -1, 9, 10, -1, 12…
1689 …PINGROUP(eqos_rd1_pe7, EQOS, RSVD1, RSVD2, RSVD3, 0x15030, 0, Y, -1, -1, 6, -1, 9, 10, -1, 12…
1690 …PINGROUP(eqos_sma_mdio_pf4, EQOS, RSVD1, RSVD2, RSVD3, 0x15038, 0, Y, -1, -1, 6, -1, 9, 10, -1…
1691 …PINGROUP(eqos_rd0_pe6, EQOS, RSVD1, RSVD2, RSVD3, 0x15040, 0, Y, -1, -1, 6, -1, 9, 10, -1, 12…
[all …]
/linux-6.12.1/include/dt-bindings/memory/
Dtegra186-mc.h207 /* EQOS read client */
209 /* EQOS write client */
Dtegra194-mc.h219 /* EQOS read client */
221 /* EQOS write client */
Dtegra234-mc.h371 /* EQOS read client */
373 /* EQOS write client */
/linux-6.12.1/Documentation/devicetree/bindings/pinctrl/
Dnvidia,tegra234-pinmux-common.yaml18 eth1, dp, eth3, i2c4, i2c7, i2c9, eqos, pe2, pe1, pe0, pe3,

123