Home
last modified time | relevance | path

Searched +full:write +full:- +full:to +full:- +full:write (Results 1 – 25 of 1118) sorted by relevance

12345678910>>...45

/linux-6.12.1/Documentation/driver-api/md/
Draid5-cache.rst7 caches data to the RAID disks. The cache can be in write-through (supported
8 since 4.4) or write-back mode (supported since 4.10). mdadm (supported since
9 3.4) has a new option '--write-journal' to create array with cache. Please
10 refer to mdadm manual for details. By default (RAID array starts), the cache is
11 in write-through mode. A user can switch it to write-back mode by::
13 echo "write-back" > /sys/block/md0/md/journal_mode
15 And switch it back to write-through mode by::
17 echo "write-through" > /sys/block/md0/md/journal_mode
19 In both modes, all writes to the array will hit cache disk first. This means
22 write-through mode
[all …]
/linux-6.12.1/tools/perf/pmu-events/arch/s390/cf_z16/
Dextended.json3 "Unit": "CPU-M-CF",
6 "BriefDescription": "L1D Read-only Exclusive Writes",
7write to the Level-1 Data cache where the line was originally in a Read-Only state in the cache bu…
10 "Unit": "CPU-M-CF",
14 … Translation Lookaside Buffer 2 (TLB2) and the request was made by the Level-1 Data cache. This is…
17 "Unit": "CPU-M-CF",
21 …ress for a request made by the Level-1 Data cache. Incremented by one for every TLB2 miss in progr…
24 "Unit": "CPU-M-CF",
28 … into the Combined Region and Segment Table Entry array in the Level-2 TLB for a one-megabyte page…
31 "Unit": "CPU-M-CF",
[all …]
/linux-6.12.1/tools/perf/pmu-events/arch/arm64/freescale/imx8mp/sys/
Dmetrics.json5 "MetricExpr": "imx8_ddr0@axid\\-read\\,axi_mask\\=0xffff\\,axi_id\\=0x0000@",
6 "ScaleUnit": "9.765625e-4KB",
11 "BriefDescription": "bytes of all masters write to ddr",
13 "MetricExpr": "imx8_ddr0@axid\\-write\\,axi_mask\\=0xffff\\,axi_id\\=0x0000@",
14 "ScaleUnit": "9.765625e-4KB",
21 "MetricExpr": "imx8_ddr0@axid\\-read\\,axi_mask\\=0x0000\\,axi_id\\=0x0000@",
22 "ScaleUnit": "9.765625e-4KB",
27 "BriefDescription": "bytes of a53 core write to ddr",
29 "MetricExpr": "imx8_ddr0@axid\\-write\\,axi_mask\\=0x0000\\,axi_id\\=0x0000@",
30 "ScaleUnit": "9.765625e-4KB",
[all …]
/linux-6.12.1/drivers/net/ethernet/aquantia/atlantic/macsec/
Dmacsec_api.h1 /* SPDX-License-Identifier: GPL-2.0-only */
50 * rec - [OUT] The raw table row data will be unpacked into the fields of rec.
51 * table_index - The table row to read (max 23).
57 /*! Pack the fields of rec, and write the packed data into the
59 * rec - [IN] The bitfield values to write to the table row.
60 * table_index - The table row to write(max 23).
68 * rec - [OUT] The raw table row data will be unpacked into the fields of rec.
69 * table_index - The table row to read (max 47).
75 /*! Pack the fields of rec, and write the packed data into the
77 * rec - [IN] The bitfield values to write to the table row.
[all …]
/linux-6.12.1/Documentation/ABI/testing/
Dsysfs-class-bdi14 non-block filesystems which provide their own BDI, such as NFS
17 MAJOR:MINOR-fuseblk
23 The default backing dev, used for non-block device backed
30 Size of the read-ahead window in kilobytes
32 (read-write)
38 total write-back cache that relates to its current average
39 writeout speed in relation to the other devices.
42 percentage of the write-back cache to a particular device.
45 (read-write)
52 total write-back cache that relates to its current average
[all …]
/linux-6.12.1/Documentation/filesystems/
Dzonefs.rst1 .. SPDX-License-Identifier: GPL-2.0
4 ZoneFS - Zone filesystem for Zoned block devices
11 as a file. Unlike a regular POSIX-compliant file system with native zoned block
12 device support (e.g. f2fs), zonefs does not hide the sequential write
13 constraint of zoned block devices to the user. Files representing sequential
14 write zones of the device must be written sequentially starting from the end
17 As such, zonefs is in essence closer to a raw block device access interface
18 than to a full-featured POSIX file system. The goal of zonefs is to simplify
21 direct block device file ioctls which may be more obscure to developers. One
22 example of this approach is the implementation of LSM (log-structured merge)
[all …]
/linux-6.12.1/arch/mips/kernel/
Dcps-vec-ns16550.S1 /* SPDX-License-Identifier: GPL-2.0-or-later */
9 #include <asm/asm-offsets.h>
32 * _mips_cps_putc() - write a character to the UART
33 * @a0: ASCII character to write
45 * _mips_cps_puts() - write a string to the UART
46 * @a0: pointer to NULL-terminated ASCII string
49 * Write a null-terminated ASCII string to the UART.
65 * _mips_cps_putx4 - write a 4b hex value to the UART
66 * @a0: the 4b value to write to the UART
69 * Write a single hexadecimal character to the UART.
[all …]
/linux-6.12.1/kernel/
Dsysctl.c1 // SPDX-License-Identifier: GPL-2.0-only
9 * Added kernel/java-{interpreter,appletviewer}, 96/5/10, Mike Shaver.
11 * Added kswapd-interval, ctrl-alt-del, printk stuff, 1/8/97, Chris Horn.
16 * Changed linked lists to use list.h instead of lists.h, 02/24/00, Bill
84 /* shared constants to be used in various sysctls */
85 const int sysctl_vals[] = { 0, 1, 2, 3, 4, 100, 200, 1000, 3000, INT_MAX, 65535, -1 };
106 * enum sysctl_writes_mode - supported sysctl write modes
108 * @SYSCTL_WRITES_LEGACY: each write syscall must fully contain the sysctl value
109 * to be written, and multiple writes on the same sysctl file descriptor
114 * @SYSCTL_WRITES_STRICT: writes to numeric sysctl entries must always be at
[all …]
/linux-6.12.1/tools/perf/pmu-events/arch/s390/cf_z13/
Dextended.json3 "Unit": "CPU-M-CF",
6 "BriefDescription": "L1D Read-only Exclusive Writes",
7write to the Level-1 Data cache where the line was originally in a Read-Only state in the cache bu…
10 "Unit": "CPU-M-CF",
14 …"PublicDescription": "A translation entry has been written to the Level-1 Data Translation Lookasi…
17 "Unit": "CPU-M-CF",
21 …"PublicDescription": "Level-1 Data TLB miss in progress. Incremented by one for every cycle a DTLB…
24 "Unit": "CPU-M-CF",
27 "BriefDescription": "DTLB1 One-Megabyte Page Writes",
28 …iption": "A translation entry has been written to the Level-1 Data Translation Lookaside Buffer fo…
[all …]
/linux-6.12.1/tools/perf/pmu-events/arch/x86/snowridgex/
Duncore-memory.json3 "BriefDescription": "read requests to memory controller. Derived from unc_m_cas_count.rd",
8 …"PublicDescription": "Counts the total number of DRAM Read CAS commands, w/ and w/o auto-pre, issu…
14 "BriefDescription": "write requests to memory controller. Derived from unc_m_cas_count.wr",
19 …"PublicDescription": "Counts the total number of DRAM Write CAS commands issued, w/ and w/o auto-p…
30 …channel. Activate commands are issued to open up a page on the DRAM devices so that it can be rea…
35 "BriefDescription": "DRAM Activate Count : Activate due to Bypass",
41to Bypass : Counts the number of DRAM Activate commands sent on this channel. Activate commands a…
61 …"PublicDescription": "Counts the total number of DRAM Read CAS commands, w/ and w/o auto-pre, issu…
66 "BriefDescription": "DRAM RD_CAS and WR_CAS Commands. : DRAM RD_CAS commands w/auto-pre",
72 …"PublicDescription": "DRAM RD_CAS and WR_CAS Commands. : DRAM RD_CAS commands w/auto-pre : DRAM RD…
[all …]
/linux-6.12.1/fs/ubifs/
Dio.c1 // SPDX-License-Identifier: GPL-2.0-only
5 * Copyright (C) 2006-2008 Nokia Corporation.
14 * This file implements UBIFS I/O subsystem which provides various I/O-related
16 * write-buffering support. Write buffers help to save space which otherwise
17 * would have been wasted for padding to the nearest minimal I/O unit boundary.
18 * Instead, data first goes to the write-buffer and is flushed when the
20 * similar to the mechanism is used by JFFS2.
22 * UBIFS distinguishes between minimum write size (@c->min_io_size) and maximum
23 * write size (@c->max_write_size). The latter is the maximum amount of bytes
24 * the underlying flash is able to program at a time, and writing in
[all …]
/linux-6.12.1/tools/testing/selftests/kvm/x86_64/
Dhyperv_features.c1 // SPDX-License-Identifier: GPL-2.0-only
5 * Tests for Hyper-V features enablement
18 * but to activate the feature it is sufficient to set it to a non-zero
27 bool write; member
47 GUEST_ASSERT(msr->idx); in guest_msr()
49 if (msr->write) in guest_msr()
50 vector = wrmsr_safe(msr->idx, msr->write_val); in guest_msr()
52 if (!vector && (!msr->write || !is_write_only_msr(msr->idx))) in guest_msr()
53 vector = rdmsr_safe(msr->idx, &msr_val); in guest_msr()
55 if (msr->fault_expected) in guest_msr()
[all …]
/linux-6.12.1/tools/perf/pmu-events/arch/arm64/arm/cortex-a510/
Dcache.json102to prefetch. If the complex is configured with a per-complex L2 cache, this event does not count. …
105to prefetch. If the complex is configured with a per-complex L2 cache, this event does not count. …
108 …"PublicDescription": "L1 data cache refill due to prefetch. This event counts any linefills from t…
111 …"BriefDescription": "L1 data cache refill due to prefetch. This event counts any linefills from th…
114 …"PublicDescription": "L2 cache write streaming mode. This event counts for each cycle where the co…
117 …"BriefDescription": "L2 cache write streaming mode. This event counts for each cycle where the cor…
120 …PublicDescription": "L1 data cache entering write streaming mode. This event counts for each entry…
123 …"BriefDescription": "L1 data cache entering write streaming mode. This event counts for each entry…
126 …"PublicDescription": "L1 data cache write streaming mode. This event counts for each cycle where t…
129 …"BriefDescription": "L1 data cache write streaming mode. This event counts for each cycle where th…
[all …]
/linux-6.12.1/tools/perf/pmu-events/arch/s390/cf_z14/
Dextended.json3 "Unit": "CPU-M-CF",
6 "BriefDescription": "L1D Read-only Exclusive Writes",
7write to the Level-1 Data cache where the line was originally in a Read-Only state in the cache bu…
10 "Unit": "CPU-M-CF",
17 "Unit": "CPU-M-CF",
21 …data cache. Incremented by one for every TLB2 miss in progress for the Level-1 Data cache on this …
24 "Unit": "CPU-M-CF",
27 "BriefDescription": "DTLB2 One-Megabyte Page Writes",
28 … into the Combined Region and Segment Table Entry array in the Level-2 TLB for a one-megabyte page…
31 "Unit": "CPU-M-CF",
[all …]
/linux-6.12.1/Documentation/wmi/devices/
Dmsi-wmi-platform.rst1 .. SPDX-License-Identifier: GPL-2.0-or-later
4 MSI WMI Platform Features driver (msi-wmi-platform)
24 guid("{ABBC0F60-8EA1-11d1-00A0-C90629100000}")]
26 [WmiDataId(1), read, write, Description("16 bytes of data")] uint8 Bytes[16];
31 guid("{ABBC0F63-8EA1-11d1-00A0-C90629100000}")]
33 [WmiDataId(1), read, write, Description("32 bytes of data")] uint8 Bytes[32];
37 Description("Class used to operate methods on a package"),
38 guid("{ABBC0F6E-8EA1-11d1-00A0-C90629100000}")]
43 [WmiMethodId(1), Implemented, read, write, Description("Return the contents of a package")]
46 [WmiMethodId(2), Implemented, read, write, Description("Set the contents of a package")]
[all …]
/linux-6.12.1/tools/testing/selftests/bpf/
Dgenerate_udp_fragments.py2 # SPDX-License-Identifier: GPL-2.0
7 While it is technically possible to dynamically generate
8 fragmented packets in C, it is much harder to read and write
10 easy to read / write.
12 So we choose to write this script that generates a valid C
33 f.write("// SPDX-License-Identifier: GPL-2.0\n")
34 f.write("/* DO NOT EDIT -- this file is generated */\n")
35 f.write("\n")
36 f.write("#ifndef _IP_CHECK_DEFRAG_FRAGS_H\n")
37 f.write("#define _IP_CHECK_DEFRAG_FRAGS_H\n")
[all …]
/linux-6.12.1/tools/perf/pmu-events/arch/arm64/freescale/imx95/sys/
Dmetrics.json14 "ScaleUnit": "9.765625e-4KB",
19 "BriefDescription": "bytes of all masters write to ddr",
22 "ScaleUnit": "9.765625e-4KB",
30 "ScaleUnit": "9.765625e-4KB",
35 "BriefDescription": "bytes of all a55 write to ddr (part1)",
38 "ScaleUnit": "9.765625e-4KB",
43 "BriefDescription": "bytes of all a55 write to ddr (part2)",
46 "ScaleUnit": "9.765625e-4KB",
54 "ScaleUnit": "9.765625e-4KB",
59 "BriefDescription": "bytes of a55 core 0 write to ddr",
[all …]
/linux-6.12.1/arch/sh/include/asm/
Dwatchdog.h1 /* SPDX-License-Identifier: GPL-2.0+
3 * include/asm-sh/watchdog.h
25 * See cpu-sh2/watchdog.h for explanation of this stupidity..
36 * CKS0-2 supports a number of clock division ratios. At the time the watchdog
37 * is enabled, it defaults to a 41 usec overflow period .. we overload this to
42 * --------------------------------------------
63 * sh_wdt_read_cnt - Read from Counter
72 * sh_wdt_write_cnt - Write to Counter
73 * @val: Value to write
75 * Writes the given value @val to the lower byte of the timer counter.
[all …]
/linux-6.12.1/block/
Dblk-zoned.c1 // SPDX-License-Identifier: GPL-2.0
16 #include <linux/blk-mq.h>
25 #include "blk-mq-sched.h"
26 #include "blk-mq-debugfs.h"
42 * Per-zone write plug.
44 * @link: To list the plug in the zone write plug error list of the disk.
45 * @ref: Zone write plug reference counter. A zone write plug reference is
48 * submitted and when a function needs to manipulate a plug. The
51 * reference is dropped whenever the zone of the zone write plug is reset,
52 * finished and when the zone becomes full (last write BIO to the zone
[all …]
/linux-6.12.1/tools/perf/pmu-events/arch/s390/cf_z15/
Dextended.json3 "Unit": "CPU-M-CF",
6 "BriefDescription": "L1D Read-only Exclusive Writes",
7write to the Level-1 Data cache where the line was originally in a Read-Only state in the cache bu…
10 "Unit": "CPU-M-CF",
17 "Unit": "CPU-M-CF",
21 …data cache. Incremented by one for every TLB2 miss in progress for the Level-1 Data cache on this …
24 "Unit": "CPU-M-CF",
27 "BriefDescription": "DTLB2 One-Megabyte Page Writes",
28 … into the Combined Region and Segment Table Entry array in the Level-2 TLB for a one-megabyte page…
31 "Unit": "CPU-M-CF",
[all …]
/linux-6.12.1/tools/perf/pmu-events/arch/s390/cf_zec12/
Dextended.json3 "Unit": "CPU-M-CF",
7 …"PublicDescription": "Level-1 Data TLB miss in progress. Incremented by one for every cycle a DTLB…
10 "Unit": "CPU-M-CF",
14 …"PublicDescription": "Level-1 Instruction TLB miss in progress. Incremented by one for every cycle…
17 "Unit": "CPU-M-CF",
21 …Description": "A directory write to the Level-1 Data cache directory where the returned cache line…
24 "Unit": "CPU-M-CF",
28 …ription": "A directory write to the Level-1 Instruction cache directory where the returned cache l…
31 "Unit": "CPU-M-CF",
35 …Description": "A directory write to the Level-1 Data cache directory where the returned cache line…
[all …]
/linux-6.12.1/arch/loongarch/mm/
Dfault.c1 // SPDX-License-Identifier: GPL-2.0
3 * Copyright (C) 2020-2022 Loongson Technology Corporation Limited
6 * Copyright (C) 1995 - 2000 by Ralf Baechle
13 #include <linux/entry-common.h>
34 static int __kprobes spurious_fault(unsigned long write, unsigned long address) in spurious_fault() argument
62 return write ? pmd_write(pmdp_get(pmd)) : 1; in spurious_fault()
68 return write ? pte_write(ptep_get(pte)) : 1; in spurious_fault()
73 unsigned long write, unsigned long address) in no_context() argument
77 if (spurious_fault(write, address)) in no_context()
80 /* Are we prepared to handle this kernel fault? */ in no_context()
[all …]
/linux-6.12.1/arch/parisc/kernel/
Dperf_asm.S1 /* SPDX-License-Identifier: GPL-2.0-or-later */
3 /* low-level asm for "intrigue" (PA8500-8700 CPU perf counters)
5 * Copyright (C) 2001 Randolph Chung <tausq at parisc-linux.org>
6 * Copyright (C) 2001 Hewlett-Packard (Grant Grundler)
30 ; The coprocessor only needs to be enabled when
45 ssm 0,0 ; dummy op to ensure completion
71 ssm 0,0 ; dummy op to ensure completion
86 ;* is shifted shifted backup immediately. This is to compensate
91 ;* arg0 : rdr to be read
98 ;* arg0 : rdr to be read
[all …]
/linux-6.12.1/drivers/mtd/spi-nor/
DKconfig1 # SPDX-License-Identifier: GPL-2.0-only
19 to erasing whole blocks (32/64 KiB).
28 prompt "Software write protection at boot"
34 This option disables the software write protection on any SPI
35 flashes at boot-up.
40 Don't use this if you intent to use the software write protection
41 of your SPI flash. This is only to keep backwards compatibility.
47 power-up or a reset the flash is software write protected by
50 This option disables the software write protection for these kind
52 which have non-volatile write protection bits.
[all …]
/linux-6.12.1/tools/perf/pmu-events/arch/x86/icelakex/
Duncore-memory.json8 …channel. Activate commands are issued to open up a page on the DRAM devices so that it can be rea…
13 "BriefDescription": "DRAM Activate Count : Activate due to Bypass",
19to Bypass : Counts the number of DRAM Activate commands sent on this channel. Activate commands a…
39 …"PublicDescription": "Counts the total number of DRAM Read CAS commands, w/ and w/o auto-pre, issu…
44 "BriefDescription": "DRAM RD_CAS and WR_CAS Commands. : DRAM RD_CAS commands w/auto-pre",
50 …"PublicDescription": "DRAM RD_CAS and WR_CAS Commands. : DRAM RD_CAS commands w/auto-pre : DRAM RD…
83 … "PublicDescription": "Counts the total of DRAM Read CAS commands issued due to an underfill",
88 "BriefDescription": "All DRAM write CAS commands issued",
93 …"PublicDescription": "Counts the total number of DRAM Write CAS commands issued, w/ and w/o auto-p…
98 "BriefDescription": "DRAM RD_CAS and WR_CAS Commands. : DRAM WR_CAS commands w/o auto-pre",
[all …]

12345678910>>...45