Home
last modified time | relevance | path

Searched full:cnv (Results 1 – 25 of 32) sorted by relevance

12

/linux-6.12.1/drivers/gpu/drm/amd/display/dc/dcn20/
Ddcn20_dwb.h31 SRI2_DWB(WB_ENABLE, CNV, inst),\
32 SRI2_DWB(WB_EC_CONFIG, CNV, inst),\
33 SRI2_DWB(CNV_MODE, CNV, inst),\
34 SRI2_DWB(CNV_WINDOW_START, CNV, inst),\
35 SRI2_DWB(CNV_WINDOW_SIZE, CNV, inst),\
36 SRI2_DWB(CNV_UPDATE, CNV, inst),\
37 SRI2_DWB(CNV_SOURCE_SIZE, CNV, inst),\
38 SRI2_DWB(CNV_TEST_CNTL, CNV, inst),\
39 SRI2_DWB(CNV_TEST_CRC_RED, CNV, inst),\
40 SRI2_DWB(CNV_TEST_CRC_GREEN, CNV, inst),\
[all …]
Ddcn20_dwb.c95 /* Set CNV output pixel depth */ in dwb2_config_dwb_cnv()
120 /* Set CNV parameters */ in dwb2_enable()
140 /* disable CNV */ in dwb2_disable()
172 * Check if the caller has already locked CNV registers. in dwb2_update()
184 /* Set CNV parameters */ in dwb2_update()
/linux-6.12.1/Documentation/devicetree/bindings/iio/adc/
Dadi,ad7944.yaml47 when there are multiple devices on the same bus. In this mode, the CNV
57 device on the bus. In this mode, SDI is tied to VIO, and the CNV line
64 chain is connected to the SPI bus. The CNV line of all chips are tied
65 together. The CS line of the SPI controller can be used as the CNV line
100 cnv-gpios:
102 The Convert Input (CNV). This input has multiple functions. It initiates
104 'single' mode, this property is omitted if the CNV pin is connected to the
127 while the SDI line is high and the CNV line is low ('single' mode) or the
128 SDI line is low and the CNV line is high ('multi' mode); or when the SDO
129 line goes high while the SDI and CNV lines are high (chain mode),
[all …]
Dadi,ad4000.yaml96 cnv-gpios:
99 CNV pin.
123 while the SDI line is high and the CNV line is low ("3-wire" mode) or the
124 SDI line is low and the CNV line is high ("4-wire" mode); or when the SDO
125 line goes high while the SDI and CNV lines are high (chain mode),
180 cnv-gpios = <&gpio0 88 GPIO_ACTIVE_HIGH>;
Dadi,ad4695.yaml79 cnv-gpios:
80 description: The Convert Input (CNV). If omitted, CNV is tied to SPI CS.
/linux-6.12.1/drivers/iio/adc/
Dad7944.c60 /* GPIO connected to CNV pin. */
61 struct gpio_desc *cnv; member
82 /* quite time before CNV rising edge */
150 * CS is tied to CNV and we need a low to high transition to start the in ad7944_3wire_cs_mode_init_msg()
151 * conversion, so place CNV low for t_QUIET to prepare for this. in ad7944_3wire_cs_mode_init_msg()
219 * We only support CNV connected to CS in chain mode and we need CNV in ad7944_chain_mode_init_msg()
226 /* CNV has to be high for full conversion time before reading data. */ in ad7944_chain_mode_init_msg()
255 * In 4-wire mode, the CNV line is held high for the entire conversion in ad7944_convert_and_acquire()
256 * and acquisition process. In other modes adc->cnv is NULL and is in ad7944_convert_and_acquire()
257 * ignored (CS is wired to CNV in those cases). in ad7944_convert_and_acquire()
[all …]
Dad4000.c315 * In 4-wire mode, the CNV line is held high for the entire conversion in ad4000_convert_and_acquire()
316 * and acquisition process. In other modes, the CNV GPIO is optional in ad4000_convert_and_acquire()
317 * and, if provided, replaces controller CS. If CNV GPIO is not defined in ad4000_convert_and_acquire()
474 * connected to MOSI or to VIO and ADC CNV pin is connected either to a SPI
476 * AD4000 series of devices initiate conversions on the rising edge of CNV pin.
478 * If the CNV pin is connected to an SPI controller CS line (which is by default
484 * preparatory transfer to pulse the CS/CNV line.
510 * ADC SDI pin and a GPIO is connected to ADC CNV pin.
511 * The GPIO connected to ADC CNV pin is set outside of the SPI transfer.
520 * Dummy transfer to cause enough delay between CNV going high and SDI in ad4000_prepare_4wire_mode_message()
[all …]
Dad4695.c135 /* 1 per voltage and temperature chan plus 1 xfer to trigger 1st CNV */
983 cnv_gpio = devm_gpiod_get_optional(dev, "cnv", GPIOD_OUT_LOW); in ad4695_probe()
986 "Failed to get CNV GPIO\n"); in ad4695_probe()
988 /* Driver currently requires CNV pin to be connected to SPI CS */ in ad4695_probe()
991 "CNV GPIO is not supported\n"); in ad4695_probe()
/linux-6.12.1/Documentation/iio/
Dad4000.rst39 for these devices, comprises of connecting the controller CS line to device CNV
57 | | CNV | | |
82 | | CNV | | |
90 Alternatively, a GPIO may be connected to the device CNV pin. This is similar to
99 | | CNV | | |
111 pin and a GPIO is connected to the ADC CNV pin. This connection mode may better
112 suit scenarios where multiple ADCs can share one CNV trigger.
125 | | CNV | | |
Dad7944.rst38 | | CNV | | |
47 ``"single"`` and omit the ``cnv-gpios`` property.
60 | | CNV | | |
69 provide the ``cnv-gpios`` property.
80 | CNV | | CNV | | |
90 property, and omit the ``cnv-gpios`` property.
Dad4695.rst33 In this mode, CNV and CS are tied together and there is a single SDO line.
39 | CNV |<-+ | |
47 To use this mode, in the device tree, omit the ``cnv-gpios`` and
/linux-6.12.1/fs/ocfs2/dlm/
Ddlmconvert.c433 struct dlm_convert_lock *cnv = (struct dlm_convert_lock *)msg->buf; in dlm_convert_lock_handler() local
450 if (cnv->namelen > DLM_LOCKID_NAME_MAX) { in dlm_convert_lock_handler()
456 flags = be32_to_cpu(cnv->flags); in dlm_convert_lock_handler()
469 res = dlm_lookup_lockres(dlm, cnv->name, cnv->namelen); in dlm_convert_lock_handler()
483 if (tmp_lock->ml.cookie == cnv->cookie && in dlm_convert_lock_handler()
484 tmp_lock->ml.node == cnv->node_idx) { in dlm_convert_lock_handler()
495 dlm_get_lock_cookie_node(be64_to_cpu(cnv->cookie)), in dlm_convert_lock_handler()
496 dlm_get_lock_cookie_seq(be64_to_cpu(cnv->cookie))); in dlm_convert_lock_handler()
508 memcpy(&lksb->lvb[0], &cnv->lvb[0], DLM_LVB_LEN); in dlm_convert_lock_handler()
521 cnv->requested_type, in dlm_convert_lock_handler()
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/dcn10/
Ddcn10_dwb.h52 SRI(WB_ENABLE, CNV, inst),\
53 SRI(WB_EC_CONFIG, CNV, inst),\
54 SRI(CNV_MODE, CNV, inst),\
55 SRI(WB_SOFT_RESET, CNV, inst),\
Ddcn10_dwb.c85 /* disable CNV */ in dwb1_disable()
/linux-6.12.1/Documentation/filesystems/
Dzonefs.rst88 For conventional zones, the sub-directory "cnv" is used. This directory is
92 such devices, the "cnv" sub-directory will not be created.
97 cannot create other directories and cannot rename nor delete the "cnv" and
108 of zones of a particular type. That is, both the "cnv" and "seq" directories
413 dr-xr-xr-x 2 root root 1 Nov 25 13:23 cnv
421 # ls -l /mnt/cnv
427 # mkfs.ext4 /mnt/cnv/0
428 # mount -o loop /mnt/cnv/0 /data
/linux-6.12.1/drivers/crypto/intel/qat/qat_common/
Dadf_cnv_dbgfs.c161 * cnv_err_stats_alloc() - Get CNV stats for the provided device.
164 * Allocates and populates table of CNV errors statistics for each non-admin AE
208 "Failed to get CNV stats for ae %ld, [%d].\n", in cnv_err_stats_alloc()
Dqat_comp_algs.c115 u8 cnv; in qat_comp_generic_callback() local
153 cnv = qat_comp_get_cmp_cnv_flag(resp); in qat_comp_generic_callback()
154 if (unlikely(!cnv)) { in qat_comp_generic_callback()
Dicp_qat_fw_comp.h117 #define ICP_QAT_FW_COMP_REQ_PARAM_FLAGS_BUILD(sop, eop, bfinal, cnv, cnvnr, \ argument
127 (((cnv) & ICP_QAT_FW_COMP_CNV_MASK) << \
/linux-6.12.1/Documentation/ABI/testing/
Ddebugfs-driver-qat81 <N>: Number of Compress and Verify (CnV) errors and type
82 of the last CnV error detected by Acceleration
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/
Ddc_types.h401 unsigned int crop_width; /* cropped window width at cnv output */
402 bool crop_en; /* window cropping enable in cnv */
403 unsigned int crop_height; /* cropped window height at cnv output */
404 unsigned int crop_x; /* cropped window start x value at cnv output */
405 unsigned int crop_y; /* cropped window start y value at cnv output */
406 enum dwb_cnv_out_bpc cnv_out_bpc; /* cnv output pixel depth - 8bpc or 10bpc */
418 struct dc_dwb_cnv_params cnv_params; /* CNV source size and cropping window parameters */
/linux-6.12.1/drivers/pwm/
Dpwm-imx-tpm.c229 * if the PWM is disabled (CMOD[1:0] = 2b00), then CnV register in pwm_imx_tpm_apply_hw()
230 * is updated when CnV register is written. in pwm_imx_tpm_apply_hw()
239 /* make sure MOD & CnV registers are updated */ in pwm_imx_tpm_apply_hw()
/linux-6.12.1/drivers/platform/x86/intel/pmc/
Dcnp.c166 {"CNV", CNP_PMC_LTR_CNV},
Darl.c34 {"CNV", CNP_PMC_LTR_CNV},
298 {"CNV", CNP_PMC_LTR_CNV},
Dadl.c78 {"CNV", CNP_PMC_LTR_CNV},
/linux-6.12.1/drivers/platform/x86/intel/telemetry/
Ddebugfs.c197 {"CNV", 16},
229 {"CNV", 21},

12