Home
last modified time | relevance | path

Searched +full:28 +full:g (Results 1 – 25 of 1052) sorted by relevance

12345678910>>...43

/linux-6.12.1/Documentation/networking/device_drivers/can/ctu/
Dfsm_txt_buffer_user.svg5 …72c-1.7455 2.37206-1.73544 5.61745-6e-7 8.03544z" fill="#28a4ff" fill-rule="evenodd" stroke="#28a4…
14 …72c-1.7455 2.37206-1.73544 5.61745-6e-7 8.03544z" fill="#28a4ff" fill-rule="evenodd" stroke="#28a4…
17 …72c-1.7455 2.37206-1.73544 5.61745-6e-7 8.03544z" fill="#28a4ff" fill-rule="evenodd" stroke="#28a4…
20 …72c-1.7455 2.37206-1.73544 5.61745-6e-7 8.03544z" fill="#28a4ff" fill-rule="evenodd" stroke="#28a4…
23 …72c-1.7455 2.37206-1.73544 5.61745-6e-7 8.03544z" fill="#28a4ff" fill-rule="evenodd" stroke="#28a4…
41 …72c-1.7455 2.37206-1.73544 5.61745-6e-7 8.03544z" fill="#28a4ff" fill-rule="evenodd" stroke="#28a4…
77 <g transform="translate(-49.0277 -104.823)">
78 <g>
79 ….429h-71.1816v-17.5315" fill="none" marker-end="url(#marker2477)" stroke="#28a4ff" stroke-width=".…
80 ….959v-11.5914h-43.1215" fill="none" marker-end="url(#marker3037)" stroke="#28a4ff" stroke-width=".…
[all …]
/linux-6.12.1/arch/x86/crypto/
Dsha512-avx2-asm.S91 g = %r10 define
146 h = g
147 g = f define
191 xor g, y2 # y2 = f^g # CH
194 and e, y2 # y2 = (f^g)&e # CH
201 rorx $28, a, T1 # T1 = (a >> 28) # S0
203 xor g, y2 # y2 = CH = ((f^g)&e)^g # CH
204 xor T1, y1 # y1 = (a>>39) ^ (a>>34) ^ (a>>28) # S0
254 xor g, y2 # y2 = f^g # CH
260 and e, y2 # y2 = (f^g)&e # CH
[all …]
Dsha512-ssse3-asm.S120 xor g_64, T1 # T1 = f ^ g
122 and e_64, T1 # T1 = (f ^ g) & e
124 xor g_64, T1 # T1 = ((f ^ g) & e) ^ g = CH(e,f,g)
130 add h_64, T1 # T1 = CH(e,f,g) + W[t] + K[t] + h
132 add tmp0, T1 # T1 = CH(e,f,g) + W[t] + K[t] + S1(e)
145 ror $28, tmp0 # 28 # tmp = ((((a ror5)^a)ror6)^a)ror28 = S0(a)
209 ror $28, tmp0 # 28
259 ror $28, tmp0 # 28
Dsha512-avx-asm.S126 xor g_64, T1 # T1 = f ^ g
128 and e_64, T1 # T1 = (f ^ g) & e
130 xor g_64, T1 # T1 = ((f ^ g) & e) ^ g = CH(e,f,g)
136 add h_64, T1 # T1 = CH(e,f,g) + W[t] + K[t] + h
138 add tmp0, T1 # T1 = CH(e,f,g) + W[t] + K[t] + S1(e)
151 RORQ tmp0, 28 # 28 # tmp = ((((a ror5)^a)ror6)^a)ror28 = S0(a)
217 RORQ tmp0, 28 # 28
264 RORQ tmp0, 28 # 28
/linux-6.12.1/Documentation/devicetree/bindings/phy/
Dfsl,lynx-28g.yaml4 $id: http://devicetree.org/schemas/phy/fsl,lynx-28g.yaml#
7 title: Freescale Lynx 28G SerDes PHY
15 - fsl,lynx-28g
36 compatible = "fsl,lynx-28g";
/linux-6.12.1/include/dt-bindings/memory/
Dmt8195-memory-port.h13 * 0 ~ 4G; 4G ~ 8G; 8G ~ 12G; 12G ~ 16G, we could adjust these masters
16 * b) The iova of any master can NOT cross the 4G/8G/12G boundary.
21 * disp 0 ~ 4G larb0/1/2/3
22 * vcodec 4G ~ 8G larb19/20/21/22/23/24
23 * cam/mdp 8G ~ 12G the other larbs.
24 * N/A 12G ~ 16G
29 * iommu-vdo: larb0/2/5/7/9/10/11/13/17/19/21/24/25/28
382 #define M4U_PORT_L28_CAM_YUVO_R1 MTK_M4U_ID(28, 0)
383 #define M4U_PORT_L28_CAM_YUVO_R3 MTK_M4U_ID(28, 1)
384 #define M4U_PORT_L28_CAM_YUVCO_R1 MTK_M4U_ID(28, 2)
[all …]
Dmt8186-memory-port.h15 * 0 ~ 4G; 4G ~ 8G; 8G ~ 12G; 12G ~ 16G, we could adjust these masters
18 * b) The iova of any master can NOT cross the 4G/8G/12G boundary.
23 * disp 0 ~ 4G larb0/1/2
24 * vcodec 4G ~ 8G larb4/7
25 * cam/mdp 8G ~ 12G the other larbs.
26 * N/A 12G ~ 16G
117 #define IOMMU_PORT_L9_IMG_RESERVE8 MTK_M4U_ID(9, 28)
148 #define IOMMU_PORT_L11_IMG_RESERVE8 MTK_M4U_ID(11, 28)
Dmediatek,mt8188-memory-port.h46 * 0 ~ 4G; 4G ~ 8G; 8G ~ 12G; 12G ~ 16G, we could adjust these masters
49 * b) The iova of any master can NOT cross the 4G/8G/12G boundary.
54 * disp 0 ~ 4G larb0/1/2/3
55 * vcodec 4G ~ 8G larb19(21)[1]/21(22)/23
56 * cam/mdp 8G ~ 12G the other larbs.
57 * N/A 12G ~ 16G
211 #define M4U_PORT_L11A_SMTO_T6_C MTK_M4U_ID(SMI_L11A_ID, 28)
243 #define M4U_PORT_L11B_SMTO_T6_C MTK_M4U_ID(SMI_L11B_ID, 28)
275 #define M4U_PORT_L11C_SMTO_T6_C MTK_M4U_ID(SMI_L11C_ID, 28)
483 /* LARB 28 -- AXI-CCU */
/linux-6.12.1/Documentation/admin-guide/media/
Dipu6_isys_graph.svg9 <g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 1469)">
13 <g id="node1" class="node">
18 </g>
20 <g id="node2" class="node">
25 </g>
27 <g id="node3" class="node">
32 </g>
34 <g id="node4" class="node">
39 </g>
41 <g id="node5" class="node">
[all …]
/linux-6.12.1/tools/testing/selftests/net/forwarding/
Drouter_multicast.sh7 # | 198.51.100.2/28 |
14 # | 198.51.100.1/28 |
18 # | 198.51.100.17/28 198.51.100.33/28 |
26 # | 198.51.100.18/28 | | 198.51.100.34/28 |
42 simple_if_init $h1 198.51.100.2/28 2001:db8:1::2/64
44 ip route add 198.51.100.16/28 vrf v$h1 nexthop via 198.51.100.1
45 ip route add 198.51.100.32/28 vrf v$h1 nexthop via 198.51.100.1
60 ip route del 198.51.100.32/28 vrf v$h1
61 ip route del 198.51.100.16/28 vrf v$h1
63 simple_if_fini $h1 198.51.100.2/28 2001:db8:1::2/64
[all …]
/linux-6.12.1/drivers/net/ethernet/microchip/lan966x/
Dlan966x_regs.h35 #define AFI_PORT_FRM_OUT(g) __REG(TARGET_AFI, 0, 1, 98816, g, 10, 8, 0, 0, 1, 4) argument
44 #define AFI_PORT_CFG(g) __REG(TARGET_AFI, 0, 1, 98816, g, 10, 8, 4, 0, 1, 4) argument
161 #define ANA_PGID(g) __REG(TARGET_ANA, 0, 1, 27648, g, 89, 8, 0, 0, 1, 4) argument
170 #define ANA_PGID_CFG(g) __REG(TARGET_ANA, 0, 1, 27648, g, 89, 8, 4, 0, 1, 4) argument
272 #define ANA_VLAN_CFG(g) __REG(TARGET_ANA, 0, 1, 28672, g, 9, 128, 0, 0, 1, 4) argument
305 #define ANA_DROP_CFG(g) __REG(TARGET_ANA, 0, 1, 28672, g, 9, 128, 4, 0, 1, 4) argument
332 #define ANA_QOS_CFG(g) __REG(TARGET_ANA, 0, 1, 28672, g, 9, 128, 8, 0, 1, 4) argument
365 #define ANA_VCAP_CFG(g) __REG(TARGET_ANA, 0, 1, 28672, g, 9, 128, 12, 0, 1, 4) argument
374 #define ANA_VCAP_S1_CFG(g, r) __REG(TARGET_ANA, 0, 1, 28672, g, 9, 128, 16, r, 3, 4) argument
401 #define ANA_VCAP_S2_CFG(g) __REG(TARGET_ANA, 0, 1, 28672, g, 9, 128, 28, 0, 1, 4) argument
[all …]
/linux-6.12.1/drivers/net/wireless/realtek/rtlwifi/rtl8821ae/
Dtable.c2898 "FCC", "2.4G", "20M", "CCK", "1T", "01", "36",
2899 "ETSI", "2.4G", "20M", "CCK", "1T", "01", "32",
2900 "MKK", "2.4G", "20M", "CCK", "1T", "01", "32",
2901 "FCC", "2.4G", "20M", "CCK", "1T", "02", "36",
2902 "ETSI", "2.4G", "20M", "CCK", "1T", "02", "32",
2903 "MKK", "2.4G", "20M", "CCK", "1T", "02", "32",
2904 "FCC", "2.4G", "20M", "CCK", "1T", "03", "36",
2905 "ETSI", "2.4G", "20M", "CCK", "1T", "03", "32",
2906 "MKK", "2.4G", "20M", "CCK", "1T", "03", "32",
2907 "FCC", "2.4G", "20M", "CCK", "1T", "04", "36",
[all …]
/linux-6.12.1/drivers/phy/freescale/
DKconfig54 tristate "Freescale Layerscape Lynx 28G SerDes PHY support"
59 Enable this to add support for the Lynx SerDes 28G PHY as
/linux-6.12.1/Documentation/hwmon/
Dlm73.rst44 0.125 28 15..28
60 28
84 g(x) = 0.250 * [log(x/14) / log(2)]
86 where 'x' is the output from 'update_interval' and 'g(x)' is the
/linux-6.12.1/drivers/gpu/drm/msm/
DKconfig89 using e.g. APQ8016/MSM8916/APQ8096/MSM8996/MSM8974/SDM6x0 platforms.
99 using e.g. SDM845 and newer platforms.
122 bool "Enable DSI 28nm PHY driver in MSM DRM"
126 Choose this option if the 28nm DSI PHY is used on the platform.
136 bool "Enable DSI 28nm 8960 PHY driver in MSM DRM"
140 Choose this option if the 28nm DSI PHY 8960 variant is used on the
/linux-6.12.1/drivers/net/ethernet/microchip/sparx5/
Dsparx5_main_regs.h87 #define ANA_AC_PROBE_CFG(g) \ argument
88 __REG(TARGET_ANA_AC, 0, 1, 893696, g, 3, 32, 0, 0, 1, 4)
127 #define ANA_AC_PROBE_PORT_CFG(g) \ argument
128 __REG(TARGET_ANA_AC, 0, 1, 893696, g, 3, 32, 8, 0, 1, 4)
131 #define ANA_AC_PROBE_PORT_CFG1(g) \ argument
132 __REG(TARGET_ANA_AC, 0, 1, 893696, g, 3, 32, 12, 0, 1, 4)
135 #define ANA_AC_PROBE_PORT_CFG2(g) \ argument
136 __REG(TARGET_ANA_AC, 0, 1, 893696, g, 3, 32, 16, 0, 1, 4)
145 #define ANA_AC_SRC_CFG(g) __REG(TARGET_ANA_AC,\ argument
146 0, 1, 849920, g, 102, 16, 0, 0, 1, 4)
[all …]
/linux-6.12.1/crypto/
Dsm3.c38 #define R(i, a, b, c, d, e, f, g, h, t, w1, w2) \ argument
43 h += GG ## i(e, f, g) + ss1 + (w1); \
49 #define R1(a, b, c, d, e, f, g, h, t, w1, w2) \ argument
50 R(1, a, b, c, d, e, f, g, h, t, w1, w2)
51 #define R2(a, b, c, d, e, f, g, h, t, w1, w2) \ argument
52 R(2, a, b, c, d, e, f, g, h, t, w1, w2)
74 u32 a, b, c, d, e, f, g, h, ss1, ss2; in sm3_transform() local
82 g = sctx->state[6]; in sm3_transform()
85 R1(a, b, c, d, e, f, g, h, K[0], I(0), I(4)); in sm3_transform()
86 R1(d, a, b, c, h, e, f, g, K[1], I(1), I(5)); in sm3_transform()
[all …]
/linux-6.12.1/drivers/gpu/drm/exynos/
Dregs-gsc.h7 * Register definition file for Samsung G-Scaler driver
13 /* G-Scaler enable */
33 /* G-Scaler S/W reset */
37 /* G-Scaler IRQ */
45 /* G-Scaler input control */
91 /* G-Scaler source image size */
98 /* G-Scaler source image offset */
105 /* G-Scaler cropped source image size */
112 /* G-Scaler output control */
148 /* G-Scaler scaled destination image size */
[all …]
/linux-6.12.1/Documentation/input/devices/
Dcma3000_d0x.rst33 which includes time and g value. Refer product specifications for
59 G range in milli g i.e 2000 or 8000
65 Motion detect g range threshold value
71 Free fall g range threshold value
90 Value -28
122 2000: 2000 mg or 2G Range
123 8000: 8000 mg or 8G Range
127 X: X * 71mg (8G Range)
128 X: X * 18mg (2G Range)
138 X: (X >> 2) * 18mg (2G Range)
[all …]
/linux-6.12.1/arch/powerpc/crypto/
Dsha256-spe-asm.S101 #define R_LOAD_W(a, b, c, d, e, f, g, h, w, off) \ argument
109 andc rT1,g,e; /* 1: ch' = ~e and g */ \
136 andc rT1,f,d; /* 2: ch' = ~e and g */ \
139 add g,g,rT0; /* 2: temp1 = h + S1 */ \
142 add g,g,rT3; /* 2: temp1 = temp1 + temp1' */ \
144 add g,g,rT2; /* 2: temp1 = temp1 + K */ \
151 add c,c,g; /* 2: d = d + temp1 */ \
154 add g,g,rT3 /* 2: h = temp1 + temp2 */
156 #define R_CALC_W(a, b, c, d, e, f, g, h, w0, w1, w4, w5, w7, k, off) \ argument
171 andc rT3,g,e; /* 1: ch' = ~e and g */ \
[all …]
/linux-6.12.1/arch/mips/kernel/
Dentry.S35 LONG_S s0, TI_REGS($28)
39 * e.g. a failed kernel_execve().
50 LONG_L a2, TI_FLAGS($28) # current->work
58 lw t0, TI_PRE_COUNT($28)
60 LONG_L t0, TI_FLAGS($28)
87 LONG_L a2, TI_FLAGS($28) # current->work
131 LONG_L a2, TI_FLAGS($28)
152 LONG_L a2, TI_FLAGS($28) # current->work
/linux-6.12.1/Documentation/devicetree/bindings/net/pcs/
Dfsl,lynx-pcs.yaml13 NXP Lynx 10G and 28G SerDes have Ethernet PCS devices which can be used as
/linux-6.12.1/drivers/net/can/rockchip/
Drockchip_canfd.h114 #define RKCANFD_REG_ERROR_CODE_TYPE GENMASK(28, 26)
163 #define RKCANFD_REG_IDCODE_EXTENDED_FRAME_ID GENMASK(28, 0)
173 #define RKCANFD_REG_TXID_TX_ID GENMASK(28, 0)
247 #define RKCANFD_REG_FD_ID_EFF GENMASK(28, 0)
359 * canfdtest -evx -g can0
420 * cangen can0 -I 1 -Li -Di -p10 -g 0.3
423 * cangen can0 -I2 -L1 -Di -p10 -c10 -g 1 -e
429 * sleep 3 && cangen can0 -I2 -Li -Di -p10 -g 0.0
431 * cangen can0 -I2 -Li -Di -p10 -g 0.05
/linux-6.12.1/drivers/gpu/drm/renesas/rcar-du/
Drcar_du_regs.h38 #define DSMR_VSPM (1 << 28)
67 #define DSSR_VC0FB_DSA0 (0 << 28)
68 #define DSSR_VC0FB_DSA1 (1 << 28)
69 #define DSSR_VC0FB_DSA2 (2 << 28)
70 #define DSSR_VC0FB_INIT (3 << 28)
71 #define DSSR_VC0FB_MASK (3 << 28)
330 #define DOOR_RGB(r, g, b) (((r) << 18) | ((g) << 10) | ((b) << 2)) argument
332 #define CDER_RGB(r, g, b) (((r) << 18) | ((g) << 10) | ((b) << 2)) argument
334 #define BPOR_RGB(r, g, b) (((r) << 18) | ((g) << 10) | ((b) << 2)) argument
514 #define DORCR_DK1S (1 << 28)
/linux-6.12.1/include/uapi/linux/
Dgsmmux.h61 #define GSMIOC_GETCONF _IOR('G', 0, struct gsm_config)
62 #define GSMIOC_SETCONF _IOW('G', 1, struct gsm_config)
83 __u8 unused[28];
86 #define GSMIOC_ENABLE_NET _IOW('G', 2, struct gsm_netconfig)
87 #define GSMIOC_DISABLE_NET _IO('G', 3)
90 #define GSMIOC_GETFIRST _IOR('G', 4, __u32)
113 #define GSMIOC_GETCONF_EXT _IOR('G', 5, struct gsm_config_ext)
114 #define GSMIOC_SETCONF_EXT _IOW('G', 6, struct gsm_config_ext)
145 #define GSMIOC_GETCONF_DLCI _IOWR('G', 7, struct gsm_dlci_config)
146 #define GSMIOC_SETCONF_DLCI _IOW('G', 8, struct gsm_dlci_config)

12345678910>>...43