Home
last modified time | relevance | path

Searched +full:1000 +full:basex (Results 1 – 25 of 29) sorted by relevance

12

/linux-6.12.1/Documentation/devicetree/bindings/net/
Dxlnx,axi-ethernet.yaml12 interfaces: MII, GMII, RGMII, SGMII, 1000BaseX. It also includes two
64 - 1000base-x
91 Indicate the Ethernet core is configured to support both 1000BaseX and
121 description: Phandle to the internal PCS/PMA PHY in SGMII or 1000Base-X
/linux-6.12.1/include/uapi/linux/
Dmii.h23 #define MII_CTRL1000 0x09 /* 1000BASE-T control */
24 #define MII_STAT1000 0x0a /* 1000BASE-T status */
42 #define BMCR_SPEED1000 0x0040 /* MSB of Speed (1000) */
75 #define ADVERTISE_1000XFULL 0x0020 /* Try for 1000BASE-X full-duplex */
77 #define ADVERTISE_1000XHALF 0x0040 /* Try for 1000BASE-X half-duplex */
79 #define ADVERTISE_1000XPAUSE 0x0080 /* Try for 1000BASE-X pause */
81 #define ADVERTISE_1000XPSE_ASYM 0x0100 /* Try for 1000BASE-X asym pause */
98 #define LPA_1000XFULL 0x0020 /* Can do 1000BASE-X full-duplex */
100 #define LPA_1000XHALF 0x0040 /* Can do 1000BASE-X half-duplex */
102 #define LPA_1000XPAUSE 0x0080 /* Can do 1000BASE-X pause */
[all …]
/linux-6.12.1/drivers/net/ethernet/xilinx/
Dxilinx_axienet.h271 #define XAE_EMMC_GPCS_MASK 0x08000000 /* 1000BaseX mode enable */
277 #define XAE_EMMC_LINKSPD_1000 0x80000000 /* Link Speed mask for 1000 Mbit */
286 #define XAE_PHYC_RGLINKSPD_1000 0x00000008 /* RGMII link 1000 Mbit */
289 #define XAE_PHYC_SGLINKSPD_1000 0x80000000 /* SGMII link 1000 Mbit */
357 #define DELAY_OF_ONE_MILLISEC 1000
359 /* Xilinx PCS/PMA PHY register for switching 1000BaseX or SGMII */
478 * @switch_x_sgmii: Whether switchable 1000BaseX/SGMII mode is enabled in the core
524 * @phy_mode: Phy type to identify between MII/GMII/RGMII/SGMII/1000 Base-X
Dxilinx_axienet_main.c2715 dev_err(&pdev->dev, "xlnx,switch-x-sgmii only supported with SGMII or 1000BaseX\n"); in axienet_probe()
2867 dev_err(&pdev->dev, "pcs-handle (preferred) or phy-handle required for 1000BaseX/SGMII\n"); in axienet_probe()
/linux-6.12.1/drivers/net/phy/
Dmxl-gpy.c152 {4, -25761, 1000, 1},
153 {3, 97332, 1000, 1},
154 {2, -191650, 1000, 1},
155 {1, 307620, 1000, 1},
528 /* Automatically switch SERDES interface between SGMII and 2500-BaseX in gpy_update_interface()
529 * according to speed. Disable ANEG in 2500-BaseX mode. in gpy_update_interface()
549 /* Enable and restart SGMII ANEG for 10/100/1000Mbps link speed in gpy_update_interface()
550 * if ANEG is disabled (in 2500-BaseX mode). in gpy_update_interface()
Dmarvell.c188 /* RGMII to 1000BASE-X */
727 /* If not using SGMII or copper 1000BaseX modes, use normal process. in m88e1111_config_aneg()
812 * LED[0] .. 1000Mbps Link in marvell_config_led()
965 /* If using copper mode, ensure 1000BaseX auto-negotiation is enabled. in m88e1111_config_init_1000basex()
966 * FIXME: this does not actually enable 1000BaseX auto-negotiation if in m88e1111_config_init_1000basex()
1020 * 1000BaseX) to SGMII, the state of the support bits may have in m88e1111_config_init()
1335 /* Enable 1000 Mbit */ in m88e1118_config_init()
1378 /* Enable 1000 Mbit */ in m88e1149_config_init()
1664 /* The fiber link is only 1000M capable */ in marvell_read_status_page_an()
2120 msleep(1000); in m88e1510_loopback()
[all …]
Dsfp-bus.c195 phylink_set(modes, 1000baseX_Full); in sfp_parse_support()
199 phylink_set(modes, 1000baseT_Half); in sfp_parse_support()
200 phylink_set(modes, 1000baseT_Full); in sfp_parse_support()
205 /* 1000Base-PX or 1000Base-BX10 */ in sfp_parse_support()
208 phylink_set(modes, 1000baseX_Full); in sfp_parse_support()
236 phylink_set(modes, 1000baseX_Full); in sfp_parse_support()
304 /* For fibre channel SFP, derive possible BaseX modes */ in sfp_parse_support()
313 phylink_set(modes, 1000baseX_Full); in sfp_parse_support()
320 * 1310nm/1550nm) are not 1000BASE-BX compliant due to the differing in sfp_parse_support()
329 phylink_set(modes, 1000baseX_Full); in sfp_parse_support()
[all …]
Dmarvell10g.c108 MV_AN_CTRL1000 = 0x8000, /* 1000base-T control register */
109 MV_AN_STAT1000 = 0x8001, /* 1000base-T status register */
220 *value = ((temp & 0xff) - 75) * 1000; in mv3310_hwmon_read()
443 *edpd = 1000; in mv3310_get_edpd()
461 case 1000: in mv3310_set_edpd()
953 /* Clause 45 has no standardized support for 1000BaseT, therefore in mv3310_config_aneg()
1000 * instance) between Cisco SGMII, 2500BaseX, 5GBase-R and 10GBase-R / in mv3310_update_interface()
Dmotorcomm.c122 /* RX Delay enabled = 1.8ns 1000T, 8ns 10/100T */
1304 /* only support 1000baseX Full */ in yt8521_adjust_status()
1368 /* When PHY is in fiber mode, speed transferred from 1000Mbps to in yt8521_read_status_paged()
1528 usleep_range(1000, 1100); in yt8521_modify_bmcr_paged()
1747 if (of_property_read_bool(node, "motorcomm,tx-clk-1000-inverted")) in yt8531_link_change_notify()
1902 usleep_range(1000, 1100); in yt8521_fiber_config_aneg()
2002 * 1000Mbits/sec capable PHYs shall have the BMSR_ESTATEN bit set to a in ytphy_utp_config_advert()
/linux-6.12.1/drivers/net/ethernet/freescale/dpaa2/
Ddpmac.h49 * @DPMAC_ETH_IF_1000BASEX: 1000BASEX interface
/linux-6.12.1/Documentation/networking/
Dphy-link-topology.rst32 interface, that can directly be fed to an SFP cage, such as SGMII, 1000BaseX,
Dsfp-phylink.rst213 methods such as 1000base-X and SGMII.
344 configuration for a MAC that can handle all RGMII modes, SGMII and 1000BaseX.
/linux-6.12.1/drivers/net/ethernet/microchip/
Dlan743x_main.c1093 /* Switch to 10/100/1000 Mbps clock */ in lan743x_serdes_clock_and_aneg_update()
1159 usleep_range(1000, 2000); in lan743x_pcs_seq_state()
1173 /* SGMII/1000/2500BASE-X PCS power down */ in lan743x_pcs_power_reset()
1187 /* SGMII/1000/2500BASE-X PCS power up */ in lan743x_pcs_power_reset()
1276 1, 1000, 20000, 100); in lan743x_mac_close()
1282 1, 1000, 20000, 100); in lan743x_mac_close()
1316 1, 1000, 20000, 100); in lan743x_mac_set_mtu()
1479 0, 1000, 20000, 100); in lan743x_dmac_init()
1536 usleep_range(1000, 20000); in lan743x_dmac_tx_wait_till_stopped()
1565 usleep_range(1000, 20000); in lan743x_dmac_rx_wait_till_stopped()
[all …]
/linux-6.12.1/include/linux/
Dphylink.h29 * 1000base-X with autoneg off
294 * 1000base-X or Cisco SGMII mode depending on the @state->interface
428 * @pcs_an_restart: restart 802.3z BaseX autonegotiation.
518 * For 1000BASE-X, the advertisement should be programmed into the PCS.
531 * pcs_an_restart() - restart 802.3z BaseX autonegotiation
Dphy.h119 * @PHY_INTERFACE_MODE_100BASEX: 100 BaseX
120 * @PHY_INTERFACE_MODE_1000BASEX: 1000 BaseX
121 * @PHY_INTERFACE_MODE_2500BASEX: 2500 BaseX
130 * @PHY_INTERFACE_MODE_1000BASEKX: 1000Base-KX - with Clause 73 AN
271 return "1000base-x"; in phy_modes()
273 return "1000base-kx"; in phy_modes()
565 * @is_gigabit_capable: Set to true if PHY supports 1000Mbps
/linux-6.12.1/drivers/net/ethernet/microchip/sparx5/
Dsparx5_port.c18 #define SPX5_WAIT_US 1000
158 /* Get link status of 1000Base-X/in-band and SFI ports.
369 spd_prm = spd == SPEED_10 ? 1000 : spd == SPEED_100 ? 100 : 10; in sparx5_port_disable()
506 tmp1 = 1000 * mac_width / fifo_width; in sparx5_port_fifo_sz()
507 tmp2 = 3000 + ((12000 + 2 * taxi_dist[portno] * 1000) in sparx5_port_fifo_sz()
509 tmp3 = tmp1 * tmp2 / 1000; in sparx5_port_fifo_sz()
510 return (tmp3 + 2000 + 999) / 1000 + addition; in sparx5_port_fifo_sz()
749 /* Choose SGMII or 1000BaseX/2500BaseX PCS mode */ in sparx5_port_pcs_low_set()
/linux-6.12.1/drivers/net/pcs/
Dpcs-lynx.c257 * The speed is configured at 1000 in the IF_MODE because the clock frequency
271 dev_err(&pcs->dev, "AN not supported for 2500BaseX\n"); in lynx_pcs_link_up_2500basex()
/linux-6.12.1/drivers/net/ethernet/marvell/prestera/
Dprestera_main.c27 #define PRESTERA_STATS_DELAY_MS 1000
350 /* TODO: add 1000basex AN restart support in prestera_pcs_an_restart()
351 * (Currently FW has no support for 1000baseX AN restart, but it will in the future, in prestera_pcs_an_restart()
/linux-6.12.1/drivers/net/ethernet/altera/
Daltera_tse.h210 /* only if 100/1000 BaseX PCS, reserved otherwise */
/linux-6.12.1/drivers/net/dsa/mv88e6xxx/
Dpcs-639x.c643 * When a SERDES port is operating in 1000BASE-X or SGMII mode link may not
703 * We can get around this by configuring the PCS mode to 1000base-x and then
708 * PCS mode to 1000base-x and frequency to 3.125 GHz from 1.25 GHz) and then
709 * configure to sgmii or 1000base-x, the device thinks that it already has
750 "failed to %s 2500basex fix: %pe\n", in mv88e6393x_sgmii_apply_2500basex_an()
/linux-6.12.1/drivers/net/phy/qcom/
Dat803x.c355 * when not operating in 1000BaseX mode. in at803x_get_features()
498 usleep_range(1000, 2000); in at803x_link_change_notify()
500 usleep_range(1000, 2000); in at803x_link_change_notify()
734 phylink_set(phy_support, 1000baseX_Full); in at8031_sfp_insert()
735 phylink_set(phy_support, 1000baseT_Full); in at8031_sfp_insert()
754 /* Only 1000Base-X is supported by AR8031/8033 as the downstream SerDes in at8031_sfp_insert()
757 * interface do default to and function in 1000Base-X mode, so just in at8031_sfp_insert()
762 dev_warn(&phydev->mdio.dev, "module may not function if 1000Base-X not supported\n"); in at8031_sfp_insert()
797 /* Only AR8031/8033 support 1000Base-X for SFP modules */ in at8031_parse_dt()
/linux-6.12.1/drivers/net/ethernet/amd/xgbe/
Dxgbe-mdio.c628 if (!XGBE_ADV(lks, 1000baseKX_Full) && in xgbe_an73_incompat_link()
1005 (pdata->an_mode == XGBE_AN_MODE_CL37) ? "BaseX" : "SGMII"); in xgbe_an37_init()
1031 if (XGBE_ADV(&lks, 1000baseKX_Full) || in xgbe_an73_init()
1601 else if (XGBE_ADV(lks, 1000baseKX_Full)) in xgbe_phy_best_advertised_speed()
1603 else if (XGBE_ADV(lks, 1000baseT_Full)) in xgbe_phy_best_advertised_speed()
/linux-6.12.1/drivers/phy/microchip/
Dsparx5_serdes.c1155 usleep_range(1000, 2000); in sparx5_sd25g28_reset()
1555 usleep_range(1000, 2000); in sparx5_sd25g28_apply_params()
1630 usleep_range(1000, 2000); in sparx5_sd10g28_reset()
2209 /* The same Serdes mode is used for both SGMII and 1000BaseX */ in sparx5_serdes_get_serdesmode()
/linux-6.12.1/drivers/net/ethernet/intel/i40e/
Di40e_ethtool.c501 1000baseT_Full); in i40e_phy_type_to_ethtool()
504 1000baseT_Full); in i40e_phy_type_to_ethtool()
566 1000baseT_Full); in i40e_phy_type_to_ethtool()
569 1000baseT_Full); in i40e_phy_type_to_ethtool()
614 1000baseKX_Full); in i40e_phy_type_to_ethtool()
617 1000baseKX_Full); in i40e_phy_type_to_ethtool()
695 1000baseX_Full); in i40e_phy_type_to_ethtool()
698 1000baseX_Full); in i40e_phy_type_to_ethtool()
831 1000baseX_Full); in i40e_get_settings_link_up()
833 1000baseX_Full); in i40e_get_settings_link_up()
[all …]
/linux-6.12.1/drivers/net/ethernet/marvell/mvpp2/
Dmvpp2_main.c1783 * "PPv2 (2500BaseX) - COMPHY (2500SGMII)" are valid.
1852 if (state->speed == 1000) in mvpp2_port_loopback_set()
6246 * When <PortType> = 1 (1000BASE-X) this field must be set to 1. in mvpp2_gmac_pcs_validate()
6428 /* 1000BaseX and 2500BaseX ports cannot negotiate speed nor can in mvpp2_gmac_config()
6430 * speed of 1000/2500Mbps in full duplex, so force 1000/2500 in mvpp2_gmac_config()
7025 /* No COMPHY, we can switch between 1000BASE-X and SGMII in mvpp2_port_probe()

12