Home
last modified time | relevance | path

Searched +full:0 +full:xf01 (Results 1 – 25 of 32) sorted by relevance

12

/linux-6.12.1/Documentation/devicetree/bindings/soc/ti/
Dkeystone-navigator-qmss.txt27 external link ram entries. If the address is specified as "0"
83 0 : None, i.e interrupt on list full only
123 queue-range = <0 0x4000>;
124 linkram0 = <0x100000 0x8000>;
125 linkram1 = <0x0 0x10000>;
132 managed-queues = <0 0x2000>;
133 reg = <0x2a40000 0x20000>,
134 <0x2a06000 0x400>,
135 <0x2a02000 0x1000>,
136 <0x2a03000 0x1000>,
[all …]
/linux-6.12.1/arch/arm/boot/dts/calxeda/
Dhighbank.dts9 /memreserve/ 0x00000000 0x0001000;
19 #size-cells = <0>;
24 reg = <0x900>;
43 reg = <0x901>;
62 reg = <0x902>;
81 reg = <0x903>;
98 memory@0 {
101 reg = <0x00000000 0xff900000>;
105 ranges = <0x00000000 0x00000000 0xffffffff>;
109 reg = <0xfff00000 0x1000>;
[all …]
/linux-6.12.1/Documentation/devicetree/bindings/timer/
Darm,global_timer.yaml44 reg = <0x2c000600 0x20>;
45 interrupts = <1 13 0xf01>;
Darm,twd-timer.yaml54 reg = <0x2c000600 0x20>;
55 interrupts = <GIC_PPI 13 0xf01>;
/linux-6.12.1/Documentation/devicetree/bindings/watchdog/
Darm,twd-wdt.yaml48 reg = <0x2c000620 0x20>;
49 interrupts = <GIC_PPI 14 0xf01>;
/linux-6.12.1/arch/arm/boot/dts/socionext/
Dmilbeaut-m10v.dtsi15 #size-cells = <0>;
20 reg = <0xf00>;
25 reg = <0xf01>;
30 reg = <0xf02>;
35 reg = <0xf03>;
64 reg = <0x1d001000 0x1000>,
65 <0x1d002000 0x1000>; /* CPU I/f base and size */
71 reg = <0x1d021000 0x1000>;
77 reg = <0x1e000050 0x20>;
78 interrupts = <0 91 4>;
[all …]
/linux-6.12.1/arch/arm/boot/dts/broadcom/
Dbcm2836.dtsi9 ranges = <0x7e000000 0x3f000000 0x1000000>,
10 <0x40000000 0x40000000 0x00001000>;
11 dma-ranges = <0xc0000000 0x00000000 0x3f000000>;
15 reg = <0x40000000 0x100>;
31 interrupts = <0 IRQ_TYPE_LEVEL_HIGH>, // PHYS_SECURE_PPI
40 #size-cells = <0>;
51 v7_cpu0: cpu@0 {
54 reg = <0xf00>;
56 d-cache-size = <0x8000>;
59 i-cache-size = <0x8000>;
[all …]
/linux-6.12.1/arch/arm/boot/dts/ti/keystone/
Dkeystone-k2e-netcp.dtsi15 queue-range = <0 0x2000>;
16 linkram0 = <0x100000 0x4000>;
17 linkram1 = <0 0x10000>;
24 managed-queues = <0 0x2000>;
25 reg = <0x2a40000 0x20000>,
26 <0x2a06000 0x400>,
27 <0x2a02000 0x1000>,
28 <0x2a03000 0x1000>,
29 <0x23a80000 0x20000>,
30 <0x2a80000 0x20000>;
[all …]
Dkeystone-k2l-netcp.dtsi15 queue-range = <0 0x2000>;
16 linkram0 = <0x100000 0x4000>;
17 linkram1 = <0x70000000 0x10000>; /* 1MB OSR mem */
24 managed-queues = <0 0x2000>;
25 reg = <0x2a40000 0x20000>,
26 <0x2a06000 0x400>,
27 <0x2a02000 0x1000>,
28 <0x2a03000 0x1000>,
29 <0x23a80000 0x20000>,
30 <0x2a80000 0x20000>;
[all …]
Dkeystone-k2hk-netcp.dtsi15 queue-range = <0 0x4000>;
16 linkram0 = <0x100000 0x8000>;
17 linkram1 = <0x0 0x10000>;
24 managed-queues = <0 0x2000>;
25 reg = <0x2a40000 0x20000>,
26 <0x2a06000 0x400>,
27 <0x2a02000 0x1000>,
28 <0x2a03000 0x1000>,
29 <0x23a80000 0x20000>,
30 <0x2a80000 0x20000>;
[all …]
/linux-6.12.1/include/linux/mlx4/
Dcmd.h43 MLX4_CMD_SYS_EN = 0x1,
44 MLX4_CMD_SYS_DIS = 0x2,
45 MLX4_CMD_MAP_FA = 0xfff,
46 MLX4_CMD_UNMAP_FA = 0xffe,
47 MLX4_CMD_RUN_FW = 0xff6,
48 MLX4_CMD_MOD_STAT_CFG = 0x34,
49 MLX4_CMD_QUERY_DEV_CAP = 0x3,
50 MLX4_CMD_QUERY_FW = 0x4,
51 MLX4_CMD_ENABLE_LAM = 0xff8,
52 MLX4_CMD_DISABLE_LAM = 0xff7,
[all …]
/linux-6.12.1/arch/arm/boot/dts/axis/
Dartpec6.dtsi55 #size-cells = <0>;
57 cpu0: cpu@0 {
60 reg = <0>;
74 reg = <0xf8000000 0x48>;
80 psci_version = <0x84000000>;
81 cpu_on = <0x84000003>;
82 system_reset = <0x84000009>;
87 reg = <0xfaf00000 0x58>;
92 #clock-cells = <0>;
98 #clock-cells = <0>;
[all …]
/linux-6.12.1/arch/arm/boot/dts/hisilicon/
Dhisi-x5hd2.dtsi20 #address-cells = <0>;
23 reg = <0xf8a01000 0x1000>, <0xf8a00100 0x100>;
31 ranges = <0 0xf8000000 0x8000000>;
41 reg = <0x00002000 0x1000>;
43 interrupts = <0 24 4>;
55 reg = <0x00a29000 0x1000>;
57 interrupts = <0 25 4>;
64 reg = <0x00a2a000 0x1000>;
66 interrupts = <0 26 4>;
73 reg = <0x00a2b000 0x1000>;
[all …]
Dhi3620.dtsi27 #clock-cells = <0>;
34 #size-cells = <0>;
37 cpu@0 {
40 reg = <0x0>;
72 ranges = <0 0xfc000000 0x2000000>;
76 reg = <0x100000 0x100000>;
77 interrupts = <0 15 4>;
85 #address-cells = <0>;
88 reg = <0x1000 0x1000>, <0x100 0x100>;
95 ranges = <0 0x802000 0x1000>;
[all …]
/linux-6.12.1/arch/arm/boot/dts/rockchip/
Drv1126.dtsi36 #size-cells = <0>;
41 reg = <0xf00>;
49 reg = <0xf01>;
57 reg = <0xf02>;
65 reg = <0xf03>;
103 #clock-cells = <0>;
108 reg = <0xfe000000 0x20000>;
113 reg = <0xfe020000 0x1000>;
123 reg = <0xfe860000 0x20>;
128 reg = <0xfe860080 0x20>;
[all …]
Drk3036.dtsi37 #size-cells = <0>;
43 reg = <0xf00>;
56 reg = <0xf01>;
87 #clock-cells = <0>;
92 reg = <0x10080000 0x2000>;
95 ranges = <0 0x10080000 0x2000>;
97 smp-sram@0 {
99 reg = <0x00 0x10>;
105 reg = <0x10090000 0x10000>;
125 reg = <0x10108000 0x800>;
[all …]
Drk322x.dtsi30 #size-cells = <0>;
35 reg = <0xf00>;
47 reg = <0xf01>;
57 reg = <0xf02>;
67 reg = <0xf03>;
75 cpu0_opp_table: opp-table-0 {
131 #clock-cells = <0>;
141 reg = <0x100b0000 0x4000>;
148 pinctrl-0 = <&i2s1_bus>;
154 reg = <0x100c0000 0x4000>;
[all …]
/linux-6.12.1/arch/arm/boot/dts/intel/socfpga/
Dsocfpga_arria10.dtsi15 #size-cells = <0>;
18 cpu0: cpu@0 {
21 reg = <0>;
35 interrupts = <0 124 4>, <0 125 4>;
37 reg = <0xff111000 0x1000>,
38 <0xff113000 0x1000>;
45 reg = <0xffffd000 0x1000>,
46 <0xffffc100 0x100>;
65 reg = <0xffda1000 0x1000>;
66 interrupts = <0 83 IRQ_TYPE_LEVEL_HIGH>,
[all …]
Dsocfpga.dtsi23 #size-cells = <0>;
26 cpu0: cpu@0 {
29 reg = <0>;
43 interrupts = <0 176 4>, <0 177 4>;
45 reg = <0xff111000 0x1000>,
46 <0xff113000 0x1000>;
53 reg = <0xfffed000 0x1000>,
54 <0xfffec100 0x100>;
73 reg = <0xffe01000 0x1000>;
74 interrupts = <0 104 4>,
[all …]
/linux-6.12.1/arch/arm/boot/dts/nxp/ls/
Dls1021a.dtsi31 #size-cells = <0>;
36 reg = <0xf00>;
37 clocks = <&clockgen 1 0>;
44 reg = <0xf01>;
45 clocks = <&clockgen 1 0>;
50 memory@0 {
52 reg = <0x0 0x0 0x0 0x0>;
57 #clock-cells = <0>;
80 offset = <0xb0>;
81 mask = <0x02>;
[all …]
/linux-6.12.1/arch/arm/boot/dts/aspeed/
Daspeed-g6.dtsi48 #size-cells = <0>;
54 reg = <0xf00>;
60 reg = <0xf01>;
78 reg = <0x1e6e0000 0x174>;
79 interrupts = <GIC_SPI 0 IRQ_TYPE_LEVEL_HIGH>;
95 reg = <0x40461000 0x1000>,
96 <0x40462000 0x1000>,
97 <0x40464000 0x2000>,
98 <0x40466000 0x2000>;
103 reg = <0x1e600000 0x100>;
[all …]
/linux-6.12.1/sound/soc/codecs/
Drt700.c39 if (ret < 0) in rt700_index_write()
52 *value = 0; in rt700_index_read()
54 if (ret < 0) in rt700_index_read()
63 unsigned int btn_type = 0, val80, val81; in rt700_button_detect()
67 if (ret < 0) in rt700_button_detect()
70 if (ret < 0) in rt700_button_detect()
73 val80 &= 0x0381; in rt700_button_detect()
74 val81 &= 0xff00; in rt700_button_detect()
77 case 0x0200: in rt700_button_detect()
78 case 0x0100: in rt700_button_detect()
[all …]
Drt711.c39 if (ret < 0) in rt711_index_write()
52 *value = 0; in rt711_index_read()
54 if (ret < 0) in rt711_index_read()
68 if (ret < 0) in rt711_index_update_bits()
79 regmap_write(regmap, RT711_FUNC_RESET, 0); in rt711_reset()
87 unsigned int val, loop = 0; in rt711_calibration()
90 int ret = 0; in rt711_calibration()
100 0xf, 0x0); in rt711_calibration()
127 RT711_FSM_CTL, 0xf, RT711_DEPOP_CTL); in rt711_calibration()
139 unsigned int btn_type = 0, val80, val81; in rt711_button_detect()
[all …]
Drt715.c42 if (ret < 0) { in rt715_index_write()
57 if (ret < 0) in rt715_index_write_nid()
70 *value = 0; in rt715_index_read_nid()
72 if (ret < 0) in rt715_index_read_nid()
86 if (ret < 0) in rt715_index_update_bits()
97 regmap_write(regmap, RT715_FUNC_RESET, 0); in rt715_reset()
112 if (ret < 0) in rt715_get_gain()
116 val_h |= 0x20; in rt715_get_gain()
119 if (ret < 0) in rt715_get_gain()
135 unsigned int k_vol_changed = 0; in rt715_set_amp_gain_put()
[all …]
/linux-6.12.1/arch/arm/boot/dts/nxp/imx/
Dimx6qdl.dtsi59 #clock-cells = <0>;
65 #clock-cells = <0>;
66 clock-frequency = <0>;
71 #clock-cells = <0>;
78 #size-cells = <0>;
83 lvds-channel@0 {
85 #size-cells = <0>;
86 reg = <0>;
89 port@0 {
90 reg = <0>;
[all …]

12