Home
last modified time | relevance | path

Searched +full:0 +full:x500 (Results 1 – 25 of 447) sorted by relevance

12345678910>>...18

/linux-6.12.1/include/dt-bindings/clock/
Dlpc18xx-ccu.h13 #define CLK_APB3_BUS 0x100
14 #define CLK_APB3_I2C1 0x108
15 #define CLK_APB3_DAC 0x110
16 #define CLK_APB3_ADC0 0x118
17 #define CLK_APB3_ADC1 0x120
18 #define CLK_APB3_CAN0 0x128
19 #define CLK_APB1_BUS 0x200
20 #define CLK_APB1_MOTOCON_PWM 0x208
21 #define CLK_APB1_I2C0 0x210
22 #define CLK_APB1_I2S 0x218
[all …]
/linux-6.12.1/arch/alpha/kernel/
Dsys_takara.c41 mask = (irq >= 64 ? mask << 16 : mask >> ((irq - 16) & 0x30)); in takara_update_irq_hw()
42 regaddr = 0x510 + (((irq - 16) >> 2) & 0x0c); in takara_update_irq_hw()
43 outl(mask & 0xffff0000UL, regaddr); in takara_update_irq_hw()
77 * The PALcode will have passed us vectors 0x800 or 0x810, in takara_device_interrupt()
92 intstatus = inw(0x500) & 15; in takara_device_interrupt()
102 if (intstatus & 1) handle_irq(16+0); in takara_device_interrupt()
111 int irq = (vector - 0x800) >> 4; in takara_srm_device_interrupt()
125 unsigned int ctlreg = inl(0x500); in takara_init_irq()
128 ctlreg &= ~0x8000; in takara_init_irq()
129 outl(ctlreg, 0x500); in takara_init_irq()
[all …]
/linux-6.12.1/arch/powerpc/boot/dts/fsl/
Dpq3-rmu-0.dtsi2 * PQ3 RIO Message Unit device tree stub [ controller @ offset 0xd3000 ]
39 reg = <0xd3000 0x500>;
40 ranges = <0x0 0xd3000 0x500>;
42 message-unit@0 {
44 reg = <0x0 0x100>;
46 53 2 0 0 /* msg1_tx_irq */
47 54 2 0 0>;/* msg1_rx_irq */
51 reg = <0x100 0x100>;
53 55 2 0 0 /* msg2_tx_irq */
54 56 2 0 0>;/* msg2_rx_irq */
[all …]
Dqoriq-rmu-0.dtsi2 * QorIQ RIO Message Unit device tree stub [ controller @ offset 0xd3000 ]
39 reg = <0xd3000 0x500>;
40 ranges = <0x0 0xd3000 0x500>;
42 message-unit@0 {
44 reg = <0x0 0x100>;
46 60 2 0 0 /* msg1_tx_irq */
47 61 2 0 0>;/* msg1_rx_irq */
51 reg = <0x100 0x100>;
53 62 2 0 0 /* msg2_tx_irq */
54 63 2 0 0>;/* msg2_rx_irq */
[all …]
/linux-6.12.1/arch/powerpc/platforms/52xx/
Dmpc52xx_pm.c35 return 0; in mpc52xx_pm_valid()
51 tmp &= ~(0x3 << (pin * 2)); in mpc52xx_set_wakeup_gpio()
57 return 0; in mpc52xx_set_wakeup_gpio()
75 if (of_address_to_resource(np, 0, &res)) { in mpc52xx_pm_prepare()
81 mbar = ioremap(res.start, 0xc000); /* we should map whole region including SRAM */ in mpc52xx_pm_prepare()
89 sdram = mbar + 0x100; in mpc52xx_pm_prepare()
90 cdm = mbar + 0x200; in mpc52xx_pm_prepare()
91 intr = mbar + 0x500; in mpc52xx_pm_prepare()
92 gpiow = mbar + 0xc00; in mpc52xx_pm_prepare()
93 sram = mbar + 0x8000; /* Those will be handled by the */ in mpc52xx_pm_prepare()
[all …]
/linux-6.12.1/arch/arm64/boot/dts/qcom/
Dmsm8994.dtsi29 #clock-cells = <0>;
36 #clock-cells = <0>;
44 #size-cells = <0>;
46 CPU0: cpu@0 {
49 reg = <0x0 0x0>;
62 reg = <0x0 0x1>;
70 reg = <0x0 0x2>;
78 reg = <0x0 0x3>;
86 reg = <0x0 0x100>;
99 reg = <0x0 0x101>;
[all …]
Dmsm8939.dtsi30 #clock-cells = <0>;
36 #clock-cells = <0>;
43 #size-cells = <0>;
49 reg = <0x100>;
67 reg = <0x101>;
80 reg = <0x102>;
93 reg = <0x103>;
102 CPU4: cpu@0 {
106 reg = <0x0>;
124 reg = <0x1>;
[all …]
Dmsm8916.dtsi27 reg = <0 0x80000000 0 0>;
36 reg = <0x0 0x86000000 0x0 0x300000>;
42 reg = <0x0 0x86300000 0x0 0x100000>;
50 reg = <0x0 0x86400000 0x0 0x100000>;
55 reg = <0x0 0x86500000 0x0 0x180000>;
60 reg = <0x0 0x86680000 0x0 0x80000>;
66 reg = <0x0 0x86700000 0x0 0xe0000>;
73 reg = <0x0 0x867e0000 0x0 0x20000>;
85 * alignment = <0x0 0x400000>;
86 * alloc-ranges = <0x0 0x86800000 0x0 0x8000000>;
[all …]
/linux-6.12.1/arch/s390/include/asm/
Dkvm_para.h16 * use 0x500 as KVM hypercall
28 #define HYPERCALL_FMT_1 , "0" (r2)
79 " diag 2,4,0x500\n" \
93 GENERATE_KVM_HYPERCALL_FUNC(0)
110 return 0; in kvm_arch_para_features()
115 return 0; in kvm_arch_para_hints()
/linux-6.12.1/drivers/media/usb/stk1160/
Dstk1160-reg.h14 #define STK1160_GCTRL 0x000
17 #define STK1160_RMCTL 0x00c
20 #define STK1160_POSVA 0x010
21 #define STK1160_POSV_L 0x010
22 #define STK1160_POSV_M 0x011
23 #define STK1160_POSV_H 0x012
30 * with bit #7 (0x?? OR 0x80 to activate).
32 #define STK1160_DCTRL 0x100
39 * Bit 0 - Horizontal Decimation Control
40 * 0 Horizontal decimation is disabled.
[all …]
/linux-6.12.1/drivers/bus/
Domap_l3_noc.h16 #define CUSTOM_ERROR 0x2
17 #define STANDARD_ERROR 0x0
18 #define INBAND_ERROR 0x0
19 #define L3_APPLICATION_ERROR 0x0
20 #define L3_DEBUG_ERROR 0x1
23 #define L3_TARG_STDERRLOG_MAIN 0x48
24 #define L3_TARG_STDERRLOG_HDR 0x4c
25 #define L3_TARG_STDERRLOG_MSTADDR 0x50
26 #define L3_TARG_STDERRLOG_INFO 0x58
27 #define L3_TARG_STDERRLOG_SLVOFSLSB 0x5c
[all …]
/linux-6.12.1/arch/arm/boot/dts/marvell/
Darmada-xp.dtsi35 reg = <MBUS_ID(0x01, 0x1d) 0 0x100000>;
41 reg = <0x1400 0x500>;
46 reg = <0x08000 0x1000>;
47 cache-id-part = <0x100>;
55 pinctrl-0 = <&uart2_pins>;
57 reg = <0x12200 0x100>;
61 clocks = <&coreclk 0>;
67 pinctrl-0 = <&uart3_pins>;
69 reg = <0x12300 0x100>;
73 clocks = <&coreclk 0>;
[all …]
/linux-6.12.1/Documentation/devicetree/bindings/display/bridge/
Dtoshiba,tc358775.yaml30 description: i2c address of the bridge, 0x0f
50 port@0:
83 - port@0
115 reg = <0x078b8000 0x500>;
118 #size-cells = <0>;
122 reg = <0x0f>;
132 #size-cells = <0>;
134 port@0 {
135 reg = <0>;
153 reg = <0x1a98000 0x25c>;
[all …]
/linux-6.12.1/Documentation/devicetree/bindings/media/
Dmicrochip,csi2dc.yaml76 port@0:
129 - port@0
147 reg = <0xe1404000 0x500>;
153 #size-cells = <0>;
154 port@0 {
155 reg = <0>; /* must be 0, first child port */
177 reg = <0xe1404000 0x500>;
185 #size-cells = <0>;
186 port@0 {
187 reg = <0>; /* must be 0, first child port */
/linux-6.12.1/drivers/net/ethernet/ibm/ehea/
Dehea_hw.h37 u64 qpx_reserved1[(0x098 - 0x058) / 8];
39 u64 qpx_reserved2[(0x100 - 0x0A0) / 8];
43 u64 qpx_reserved3[(0x140 - 0x118) / 8];
45 u64 qpx_reserved4[(0x170 - 0x148) / 8];
47 u64 qpx_reserved5[(0x1B0 - 0x178) / 8];
53 u64 qpx_reserved6[(0x220 - 0x1D8) / 8];
55 u64 qpx_reserved7[(0x240 - 0x228) / 8];
62 u64 qpx_reserved8[(0x300 - 0x270) / 8];
78 u64 qpx_reserved9[(0x400 - 0x378) / 8];
79 u64 reserved_ext[(0x500 - 0x400) / 8];
[all …]
/linux-6.12.1/Documentation/devicetree/bindings/timer/
Djcore,pit.txt22 reg = < 0x200 0x30 0x500 0x30 >;
23 interrupts = < 0x48 >;
Dfsl,gtm.txt8 - reg : should contain gtm registers location and length (0x40).
16 reg = <0x500 0x40>;
20 clock-frequency = <0>;
25 reg = <0x440 0x40>;
29 clock-frequency = <0>;
/linux-6.12.1/include/soc/imx/
Dcpu.h15 #define MXC_CPU_IMX6SL 0x60
16 #define MXC_CPU_IMX6DL 0x61
17 #define MXC_CPU_IMX6SX 0x62
18 #define MXC_CPU_IMX6Q 0x63
19 #define MXC_CPU_IMX6UL 0x64
20 #define MXC_CPU_IMX6ULL 0x65
22 #define MXC_CPU_IMX6ULZ 0x6b
23 #define MXC_CPU_IMX6SLL 0x67
24 #define MXC_CPU_IMX7D 0x72
25 #define MXC_CPU_IMX7ULP 0xff
[all …]
/linux-6.12.1/Documentation/devicetree/bindings/arm/marvell/
Dmvebu-system-controller.txt17 reg = <0xd0018200 0x500>;
/linux-6.12.1/Documentation/devicetree/bindings/interrupt-controller/
Djcore,aic.txt23 reg = < 0x200 0x30 0x500 0x30 >;
/linux-6.12.1/tools/perf/arch/powerpc/util/
Dbook3s_hv_exits.h10 {0x0, "RETURN_TO_HOST"}, \
11 {0x100, "SYSTEM_RESET"}, \
12 {0x200, "MACHINE_CHECK"}, \
13 {0x300, "DATA_STORAGE"}, \
14 {0x380, "DATA_SEGMENT"}, \
15 {0x400, "INST_STORAGE"}, \
16 {0x480, "INST_SEGMENT"}, \
17 {0x500, "EXTERNAL"}, \
18 {0x502, "EXTERNAL_HV"}, \
19 {0x600, "ALIGNMENT"}, \
[all …]
/linux-6.12.1/arch/powerpc/kvm/
Dtrace_book3s.h10 {0x100, "SYSTEM_RESET"}, \
11 {0x200, "MACHINE_CHECK"}, \
12 {0x300, "DATA_STORAGE"}, \
13 {0x380, "DATA_SEGMENT"}, \
14 {0x400, "INST_STORAGE"}, \
15 {0x480, "INST_SEGMENT"}, \
16 {0x500, "EXTERNAL"}, \
17 {0x502, "EXTERNAL_HV"}, \
18 {0x600, "ALIGNMENT"}, \
19 {0x700, "PROGRAM"}, \
[all …]
/linux-6.12.1/Documentation/devicetree/bindings/memory-controllers/
Dmarvell,mvebu-sdram-controller.yaml30 reg = <0x1400 0x500>;
/linux-6.12.1/Documentation/devicetree/bindings/nvmem/
Dapple,efuses.yaml42 reg = <0x3d2bc000 0x1000>;
47 reg = <0x500 0x8>;
/linux-6.12.1/sound/soc/amd/acp/
Damd.h23 #define ACP63_DEV 0x63
24 #define ACP70_DEV 0x70
25 #define ACP71_DEV 0x71
27 #define DMIC_INSTANCE 0x00
28 #define I2S_SP_INSTANCE 0x01
29 #define I2S_BT_INSTANCE 0x02
30 #define I2S_HS_INSTANCE 0x03
32 #define MEM_WINDOW_START 0x4080000
34 #define ACP_I2S_REG_START 0x1242400
35 #define ACP_I2S_REG_END 0x1242810
[all …]

12345678910>>...18