Home
last modified time | relevance | path

Searched +full:0 +full:x10070000 (Results 1 – 17 of 17) sorted by relevance

/linux-6.12.1/Documentation/devicetree/bindings/rtc/
Ds3c-rtc.yaml91 reg = <0x10070000 0x100>;
92 interrupts = <0 44 4>, <0 45 4>;
/linux-6.12.1/Documentation/devicetree/bindings/iio/adc/
Dingenic,adc.yaml84 reg = <0x10070000 0x30>;
/linux-6.12.1/arch/mips/boot/dts/ingenic/
Djz4725b.dtsi12 #size-cells = <0>;
14 cpu0: cpu@0 {
16 compatible = "ingenic,xburst-mxu1.0";
17 reg = <0>;
25 #address-cells = <0>;
33 reg = <0x10001000 0x14>;
44 #clock-cells = <0>;
49 #clock-cells = <0>;
55 reg = <0x10000000 0x100>;
65 reg = <0x10002000 0x1000>;
[all …]
Djz4740.dtsi12 #size-cells = <0>;
14 cpu0: cpu@0 {
16 compatible = "ingenic,xburst-mxu1.0";
17 reg = <0>;
25 #address-cells = <0>;
33 reg = <0x10001000 0x14>;
44 #clock-cells = <0>;
49 #clock-cells = <0>;
55 reg = <0x10000000 0x100>;
65 reg = <0x10002000 0x1000>;
[all …]
Djz4770.dtsi12 #size-cells = <0>;
14 cpu0: cpu@0 {
16 compatible = "ingenic,xburst-fpu1.0-mxu1.1";
17 reg = <0>;
25 #address-cells = <0>;
33 reg = <0x10001000 0x40>;
44 #clock-cells = <0>;
49 #clock-cells = <0>;
55 reg = <0x10000000 0x100>;
58 ranges = <0x0 0x10000000 0x100>;
[all …]
/linux-6.12.1/arch/arm64/boot/dts/mediatek/
Dmt7986a.dtsi21 #size-cells = <0>;
22 cpu0: cpu@0 {
24 reg = <0x0>;
32 reg = <0x1>;
40 reg = <0x2>;
48 reg = <0x3>;
58 #clock-cells = <0>;
73 reg = <0 0x43000000 0 0x30000>;
79 reg = <0 0x4fc00000 0 0x00100000>;
83 reg = <0 0x4fd00000 0 0x40000>;
[all …]
/linux-6.12.1/arch/arm/boot/dts/samsung/
Dexynos3250.dtsi199 #size-cells = <0>;
212 cpu0: cpu@0 {
215 reg = <0>;
259 xusbxti: clock-0 {
261 clock-frequency = <0>;
262 #clock-cells = <0>;
268 clock-frequency = <0>;
269 #clock-cells = <0>;
275 clock-frequency = <0>;
276 #clock-cells = <0>;
[all …]
Dexynos4.dtsi68 reg = <0x03810000 0x0c>;
79 reg = <0x03830000 0x100>;
88 samsung,idma-addr = <0x03000000>;
95 reg = <0x10000000 0x100>;
100 reg = <0x10500000 0x2000>;
105 reg = <0x12570000 0x14>;
110 reg = <0x10023c40 0x20>;
111 #power-domain-cells = <0>;
117 reg = <0x10023c60 0x20>;
118 #power-domain-cells = <0>;
[all …]
/linux-6.12.1/arch/arm64/boot/dts/renesas/
Dr9a07g043.dtsi17 #clock-cells = <0>;
19 clock-frequency = <0>;
24 #clock-cells = <0>;
26 clock-frequency = <0>;
32 #clock-cells = <0>;
33 clock-frequency = <0>;
39 #clock-cells = <0>;
41 clock-frequency = <0>;
44 cluster0_opp: opp-table-0 {
80 reg = <0 0x10001200 0 0xb00>;
[all …]
Dr9a07g054.dtsi18 #clock-cells = <0>;
20 clock-frequency = <0>;
25 #clock-cells = <0>;
27 clock-frequency = <0>;
33 #clock-cells = <0>;
34 clock-frequency = <0>;
40 #clock-cells = <0>;
42 clock-frequency = <0>;
45 cluster0_opp: opp-table-0 {
74 #size-cells = <0>;
[all …]
Dr9a07g044.dtsi18 #clock-cells = <0>;
20 clock-frequency = <0>;
25 #clock-cells = <0>;
27 clock-frequency = <0>;
33 #clock-cells = <0>;
34 clock-frequency = <0>;
40 #clock-cells = <0>;
42 clock-frequency = <0>;
45 cluster0_opp: opp-table-0 {
74 #size-cells = <0>;
[all …]
/linux-6.12.1/drivers/thermal/samsung/
Dexynos_tmu.c28 #define EXYNOS_TMU_REG_TRIMINFO 0x0
29 #define EXYNOS_TMU_REG_CONTROL 0x20
30 #define EXYNOS_TMU_REG_STATUS 0x28
31 #define EXYNOS_TMU_REG_CURRENT_TEMP 0x40
32 #define EXYNOS_TMU_REG_INTEN 0x70
33 #define EXYNOS_TMU_REG_INTSTAT 0x74
34 #define EXYNOS_TMU_REG_INTCLEAR 0x78
36 #define EXYNOS_TMU_TEMP_MASK 0xff
38 #define EXYNOS_TMU_REF_VOLTAGE_MASK 0x1f
39 #define EXYNOS_TMU_BUF_SLOPE_SEL_MASK 0xf
[all …]
/linux-6.12.1/drivers/net/ethernet/microchip/sparx5/
Dsparx5_main.c55 { TARGET_CPU, 0, 0 }, /* 0x600000000 */
56 { TARGET_FDMA, 0x80000, 0 }, /* 0x600080000 */
57 { TARGET_PCEP, 0x400000, 0 }, /* 0x600400000 */
58 { TARGET_DEV2G5, 0x10004000, 1 }, /* 0x610004000 */
59 { TARGET_DEV5G, 0x10008000, 1 }, /* 0x610008000 */
60 { TARGET_PCS5G_BR, 0x1000c000, 1 }, /* 0x61000c000 */
61 { TARGET_DEV2G5 + 1, 0x10010000, 1 }, /* 0x610010000 */
62 { TARGET_DEV5G + 1, 0x10014000, 1 }, /* 0x610014000 */
63 { TARGET_PCS5G_BR + 1, 0x10018000, 1 }, /* 0x610018000 */
64 { TARGET_DEV2G5 + 2, 0x1001c000, 1 }, /* 0x61001c000 */
[all …]
/linux-6.12.1/arch/riscv/boot/dts/starfive/
Djh7110.dtsi20 #size-cells = <0>;
22 S7_0: cpu@0 {
24 reg = <0>;
200 cpu_opp: opp-table-0 {
260 #clock-cells = <0>;
265 #clock-cells = <0>;
271 #clock-cells = <0>;
277 #clock-cells = <0>;
283 #clock-cells = <0>;
289 #clock-cells = <0>;
[all …]
/linux-6.12.1/drivers/gpu/drm/sun4i/
Dsun8i_vi_scaler.c15 0x40000000, 0x40fe0000, 0x3ffd0100, 0x3efc0100,
16 0x3efb0100, 0x3dfa0200, 0x3cf90200, 0x3bf80200,
17 0x39f70200, 0x37f70200, 0x35f70200, 0x33f70200,
18 0x31f70200, 0x2ef70200, 0x2cf70200, 0x2af70200,
19 0x27f70200, 0x24f80100, 0x22f80100, 0x1ef90100,
20 0x1cf90100, 0x19fa0100, 0x17fa0100, 0x14fb0100,
21 0x11fc0000, 0x0ffc0000, 0x0cfd0000, 0x0afd0000,
22 0x08fe0000, 0x05ff0000, 0x03ff0000, 0x02000000,
24 0x3806fc02, 0x3805fc02, 0x3803fd01, 0x3801fe01,
25 0x3700fe01, 0x35ffff01, 0x35fdff01, 0x34fc0001,
[all …]
/linux-6.12.1/arch/arm64/boot/dts/exynos/google/
Dgs101.dtsi34 #size-cells = <0>;
71 cpu0: cpu@0 {
74 reg = <0x0000>;
84 reg = <0x0100>;
94 reg = <0x0200>;
104 reg = <0x0300>;
114 reg = <0x0400>;
124 reg = <0x0500>;
134 reg = <0x0600>;
144 reg = <0x0700>;
[all …]
/linux-6.12.1/arch/arm64/boot/dts/exynos/
Dexynos5433.dtsi48 #clock-cells = <0>;
53 #size-cells = <0>;
91 reg = <0x100>;
96 i-cache-size = <0x8000>;
99 d-cache-size = <0x8000>;
109 reg = <0x101>;
112 i-cache-size = <0x8000>;
115 d-cache-size = <0x8000>;
125 reg = <0x102>;
128 i-cache-size = <0x8000>;
[all …]