Home
last modified time | relevance | path

Searched refs:spare_int (Results 1 – 8 of 8) sorted by relevance

/linux-6.12.1/drivers/gpu/drm/amd/amdgpu/ !
Damdgpu_virt.c1012 void *spare_int; in amdgpu_virt_rlcg_reg_rw() local
1036 if (reg_access_ctrl->spare_int) in amdgpu_virt_rlcg_reg_rw()
1037 spare_int = (void __iomem *)adev->rmmio + 4 * reg_access_ctrl->spare_int; in amdgpu_virt_rlcg_reg_rw()
1058 if (reg_access_ctrl->spare_int) in amdgpu_virt_rlcg_reg_rw()
1059 writel(1, spare_int); in amdgpu_virt_rlcg_reg_rw()
Dsoc15_common.h120 …uint32_t spare_int = adev->reg_offset[GC_HWIP][inst][prefix##RLC_SPARE_INT_BASE_IDX] + prefix##RLC…
123 WREG32(spare_int, 0x1); \
Damdgpu_rlc.h257 uint32_t spare_int; member
Dgfx_v9_4_3.c1416 reg_access_ctrl->spare_int = SOC15_REG_OFFSET(GC, GET_INST(GC, xcc_id), regRLC_SPARE_INT); in gfx_v9_4_3_init_rlcg_reg_access_ctrl()
Dgfx_v10_0.c4306 reg_access_ctrl->spare_int = in gfx_v10_0_init_rlcg_reg_access_ctrl()
4310 reg_access_ctrl->spare_int = in gfx_v10_0_init_rlcg_reg_access_ctrl()
Dgfx_v12_0.c702 reg_access_ctrl->spare_int = SOC15_REG_OFFSET(GC, 0, regRLC_SPARE_INT_0); in gfx_v12_0_init_rlcg_reg_access_ctrl()
Dgfx_v11_0.c876 reg_access_ctrl->spare_int = SOC15_REG_OFFSET(GC, 0, regRLC_SPARE_INT_0); in gfx_v11_0_init_rlcg_reg_access_ctrl()
Dgfx_v9_0.c1820 reg_access_ctrl->spare_int = SOC15_REG_OFFSET(GC, 0, mmRLC_SPARE_INT); in gfx_v9_0_init_rlcg_reg_access_ctrl()