Searched refs:requested_dpp_khz (Results 1 – 14 of 14) sorted by relevance
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn21/ |
D | rn_clk_mgr_vbios_smu.c | 219 int rn_vbios_smu_set_dppclk(struct clk_mgr_internal *clk_mgr, int requested_dpp_khz) in rn_vbios_smu_set_dppclk() argument 226 khz_to_mhz_ceil(requested_dpp_khz)); in rn_vbios_smu_set_dppclk() 228 ASSERT(actual_dppclk_set_mhz >= khz_to_mhz_ceil(requested_dpp_khz)); in rn_vbios_smu_set_dppclk()
|
D | rn_clk_mgr_vbios_smu.h | 37 int rn_vbios_smu_set_dppclk(struct clk_mgr_internal *clk_mgr, int requested_dpp_khz);
|
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn301/ |
D | dcn301_smu.c | 204 int dcn301_smu_set_dppclk(struct clk_mgr_internal *clk_mgr, int requested_dpp_khz) in dcn301_smu_set_dppclk() argument 208 DC_LOG_DEBUG("%s(%d)\n", __func__, requested_dpp_khz); in dcn301_smu_set_dppclk() 213 khz_to_mhz_ceil(requested_dpp_khz)); in dcn301_smu_set_dppclk()
|
D | dcn301_smu.h | 155 int dcn301_smu_set_dppclk(struct clk_mgr_internal *clk_mgr, int requested_dpp_khz);
|
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn316/ |
D | dcn316_smu.c | 213 int dcn316_smu_set_dppclk(struct clk_mgr_internal *clk_mgr, int requested_dpp_khz) in dcn316_smu_set_dppclk() argument 218 return requested_dpp_khz; in dcn316_smu_set_dppclk() 223 khz_to_mhz_ceil(requested_dpp_khz)); in dcn316_smu_set_dppclk()
|
D | dcn316_smu.h | 126 int dcn316_smu_set_dppclk(struct clk_mgr_internal *clk_mgr, int requested_dpp_khz);
|
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn35/ |
D | dcn35_smu.c | 261 int dcn35_smu_set_dppclk(struct clk_mgr_internal *clk_mgr, int requested_dpp_khz) in dcn35_smu_set_dppclk() argument 266 return requested_dpp_khz; in dcn35_smu_set_dppclk() 271 khz_to_mhz_ceil(requested_dpp_khz)); in dcn35_smu_set_dppclk() 273 …smu_print("requested_dpp_khz = %d, actual_dppclk_set_mhz: %d\n", requested_dpp_khz, actual_dppclk_… in dcn35_smu_set_dppclk()
|
D | dcn35_smu.h | 184 int dcn35_smu_set_dppclk(struct clk_mgr_internal *clk_mgr, int requested_dpp_khz);
|
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn315/ |
D | dcn315_smu.c | 239 int dcn315_smu_set_dppclk(struct clk_mgr_internal *clk_mgr, int requested_dpp_khz) in dcn315_smu_set_dppclk() argument 244 return requested_dpp_khz; in dcn315_smu_set_dppclk() 249 khz_to_mhz_ceil(requested_dpp_khz)); in dcn315_smu_set_dppclk()
|
D | dcn315_smu.h | 118 int dcn315_smu_set_dppclk(struct clk_mgr_internal *clk_mgr, int requested_dpp_khz);
|
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn314/ |
D | dcn314_smu.c | 244 int dcn314_smu_set_dppclk(struct clk_mgr_internal *clk_mgr, int requested_dpp_khz) in dcn314_smu_set_dppclk() argument 249 return requested_dpp_khz; in dcn314_smu_set_dppclk() 254 khz_to_mhz_ceil(requested_dpp_khz)); in dcn314_smu_set_dppclk()
|
D | dcn314_smu.h | 98 int dcn314_smu_set_dppclk(struct clk_mgr_internal *clk_mgr, int requested_dpp_khz);
|
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn31/ |
D | dcn31_smu.c | 225 int dcn31_smu_set_dppclk(struct clk_mgr_internal *clk_mgr, int requested_dpp_khz) in dcn31_smu_set_dppclk() argument 230 return requested_dpp_khz; in dcn31_smu_set_dppclk() 235 khz_to_mhz_ceil(requested_dpp_khz)); in dcn31_smu_set_dppclk()
|
D | dcn31_smu.h | 259 int dcn31_smu_set_dppclk(struct clk_mgr_internal *clk_mgr, int requested_dpp_khz);
|