Searched refs:regCP_ME1_PIPE2_INT_CNTL (Results 1 – 7 of 7) sorted by relevance
| /linux-6.12.1/drivers/gpu/drm/amd/amdgpu/ |
| D | gfx_v9_4_3.c | 3092 mec_int_cntl_reg = SOC15_REG_OFFSET(GC, GET_INST(GC, xcc_id), regCP_ME1_PIPE2_INT_CNTL); in gfx_v9_4_3_xcc_set_compute_eop_interrupt_state()
3141 return SOC15_REG_OFFSET(GC, GET_INST(GC, xcc_id), regCP_ME1_PIPE2_INT_CNTL); in gfx_v9_4_3_get_cpc_int_cntl()
|
| D | gfx_v11_0.c | 2014 return SOC15_REG_OFFSET(GC, 0, regCP_ME1_PIPE2_INT_CNTL); in gfx_v11_0_get_cpc_int_cntl()
6166 mec_int_cntl_reg = SOC15_REG_OFFSET(GC, 0, regCP_ME1_PIPE2_INT_CNTL); in gfx_v11_0_set_compute_eop_interrupt_state()
|
| /linux-6.12.1/drivers/gpu/drm/amd/include/asic_reg/gc/ |
| D | gc_9_4_2_offset.h | 483 #define regCP_ME1_PIPE2_INT_CNTL … macro
|
| D | gc_9_4_3_offset.h | 2944 #define regCP_ME1_PIPE2_INT_CNTL … macro
|
| D | gc_11_5_0_offset.h | 3209 #define regCP_ME1_PIPE2_INT_CNTL … macro
|
| D | gc_11_0_0_offset.h | 4236 #define regCP_ME1_PIPE2_INT_CNTL … macro
|
| D | gc_11_0_3_offset.h | 4456 #define regCP_ME1_PIPE2_INT_CNTL … macro
|