Searched refs:odiv (Results 1 – 7 of 7) sorted by relevance
| /linux-6.12.1/drivers/clk/imx/ |
| D | clk-fracn-gppll.c | 53 .odiv = (_odiv), \
63 .odiv = (_odiv), \
158 u32 mfi, mfn, mfd, rdiv, odiv; in clk_fracn_gppll_recalc_rate() local
173 odiv = FIELD_GET(PLL_ODIV_MASK, pll_div); in clk_fracn_gppll_recalc_rate()
184 rate_table[i].odiv == odiv) in clk_fracn_gppll_recalc_rate()
194 switch (odiv) { in clk_fracn_gppll_recalc_rate()
196 odiv = 2; in clk_fracn_gppll_recalc_rate()
199 odiv = 3; in clk_fracn_gppll_recalc_rate()
208 do_div(fvco, rdiv * odiv); in clk_fracn_gppll_recalc_rate()
212 do_div(fvco, mfd * rdiv * odiv); in clk_fracn_gppll_recalc_rate()
[all …]
|
| D | clk.h | 86 unsigned int odiv; member
|
| /linux-6.12.1/drivers/media/dvb-frontends/ |
| D | stb6100.c | 302 int psd2, odiv; in stb6100_get_frequency() local
310 odiv = (regs[STB6100_VCO] & STB6100_VCO_ODIV) >> STB6100_VCO_ODIV_SHIFT; in stb6100_get_frequency()
315 *frequency = state->frequency = fvco >> (odiv + 1); in stb6100_get_frequency()
319 state->frequency, odiv, psd2, state->reference, fvco, nint, nfrac); in stb6100_get_frequency()
333 u8 g, psd2, odiv; in stb6100_set_frequency() local
358 odiv = 1; in stb6100_set_frequency()
360 odiv = 0; in stb6100_set_frequency()
363 regs[STB6100_VCO] = 0xe0 | (odiv << STB6100_VCO_ODIV_SHIFT); in stb6100_set_frequency()
384 fvco = frequency << (1 + odiv); in stb6100_set_frequency()
435 frequency, srate, (unsigned int)g, (unsigned int)odiv, in stb6100_set_frequency()
|
| /linux-6.12.1/drivers/clk/axs10x/ |
| D | pll_clock.c | 70 u32 odiv; member
139 u32 idiv, fbdiv, odiv; in axs10x_pll_recalc_rate() local
144 odiv = axs10x_div_get_value(axs10x_pll_read(clk, PLL_REG_ODIV)); in axs10x_pll_recalc_rate()
147 do_div(rate, idiv * odiv); in axs10x_pll_recalc_rate()
187 axs10x_encode_div(pll_cfg[i].odiv, 1)); in axs10x_pll_set_rate()
|
| D | i2s_pll_clock.c | 102 unsigned int idiv, fbdiv, odiv; in i2s_pll_recalc_rate() local
106 odiv = i2s_pll_get_value(i2s_pll_read(clk, PLL_ODIV0_REG)); in i2s_pll_recalc_rate()
108 return ((parent_rate / idiv) * fbdiv) / odiv; in i2s_pll_recalc_rate()
|
| /linux-6.12.1/drivers/clk/ |
| D | clk-hsdk-pll.c | 50 u32 odiv; member
143 val |= cfg->odiv << CGU_PLL_CTRL_ODIV_SHIFT; in hsdk_pll_set_cfg()
172 u32 idiv, fbdiv, odiv; in hsdk_pll_recalc_rate() local
192 odiv = 1 << ((val & CGU_PLL_CTRL_ODIV_MASK) >> CGU_PLL_CTRL_ODIV_SHIFT); in hsdk_pll_recalc_rate()
195 do_div(rate, idiv * odiv); in hsdk_pll_recalc_rate()
|
| /linux-6.12.1/drivers/clk/microchip/ |
| D | clk-core.c | 591 static inline u32 spll_odiv_to_divider(u32 odiv) in spll_odiv_to_divider() argument
593 odiv = clamp_val(odiv, PLL_ODIV_MIN, PLL_ODIV_MAX); in spll_odiv_to_divider()
595 return 1 << odiv; in spll_odiv_to_divider()
649 u32 mult, odiv, div, v; in spll_clk_recalc_rate() local
653 odiv = ((v >> PLL_ODIV_SHIFT) & PLL_ODIV_MASK); in spll_clk_recalc_rate()
655 div = spll_odiv_to_divider(odiv); in spll_clk_recalc_rate()
681 u32 mult, odiv, v; in spll_clk_set_rate() local
684 ret = spll_calc_mult_div(pll, rate, parent_rate, &mult, &odiv); in spll_clk_set_rate()
705 v |= (mult << PLL_MULT_SHIFT) | (odiv << PLL_ODIV_SHIFT); in spll_clk_set_rate()
|