Home
last modified time | relevance | path

Searched refs:mux_shift (Results 1 – 22 of 22) sorted by relevance

/linux-6.12.1/drivers/clk/rockchip/
Dclk-ddr.c19 int mux_shift; member
77 ddrclk->mux_offset) >> ddrclk->mux_shift; in rockchip_ddrclk_get_parent()
93 int mux_shift, int mux_width, in rockchip_clk_register_ddrclk() argument
127 ddrclk->mux_shift = mux_shift; in rockchip_clk_register_ddrclk()
Dclk.h547 int mux_shift, int mux_width,
588 u8 mux_shift; member
613 .mux_shift = ms, \
634 .mux_shift = ms, \
693 .mux_shift = ms, \
711 .mux_shift = ms, \
730 .mux_shift = ms, \
801 .mux_shift = ms, \
818 .mux_shift = s, \
833 .mux_shift = s, \
[all …]
Dclk.c41 int muxdiv_offset, u8 mux_shift, u8 mux_width, u8 mux_flags, in rockchip_clk_register_branch() argument
62 mux->shift = mux_shift; in rockchip_clk_register_branch()
275 frac_mux->shift = child->mux_shift; in rockchip_clk_register_frac_branch()
469 list->mux_shift, list->mux_width, in rockchip_clk_register_branches()
477 list->mux_shift, list->mux_width, in rockchip_clk_register_branches()
484 list->mux_shift, list->mux_width, in rockchip_clk_register_branches()
516 list->mux_shift, list->mux_width, in rockchip_clk_register_branches()
534 list->mux_shift, in rockchip_clk_register_branches()
569 list->muxdiv_offset, list->mux_shift, in rockchip_clk_register_branches()
Dclk-half-divider.c161 int muxdiv_offset, u8 mux_shift, in rockchip_clk_register_halfdiv() argument
182 mux->shift = mux_shift; in rockchip_clk_register_halfdiv()
/linux-6.12.1/drivers/clk/mediatek/
Dclk-mtk.h100 signed char mux_shift; member
117 .mux_shift = _shift, \
153 .mux_shift = _shift, \
172 .mux_shift = -1, \
Dclk-mux.c90 val = (val >> mux->data->mux_shift) & mask; in mtk_clk_mux_get_parent()
122 val = (orig & ~(mask << mux->data->mux_shift)) in mtk_clk_mux_set_parent_setclr_lock()
123 | (index << mux->data->mux_shift); in mtk_clk_mux_set_parent_setclr_lock()
127 mask << mux->data->mux_shift); in mtk_clk_mux_set_parent_setclr_lock()
129 index << mux->data->mux_shift); in mtk_clk_mux_set_parent_setclr_lock()
Dclk-mux.h32 u8 mux_shift; member
51 .mux_shift = _shift, \
Dclk-cpumux.c80 cpumux->shift = mux->mux_shift; in mtk_clk_register_cpumux()
Dclk-mtk.c232 if (mc->mux_shift >= 0) { in mtk_clk_register_composite()
239 mux->shift = mc->mux_shift; in mtk_clk_register_composite()
/linux-6.12.1/drivers/clk/
Dclk-bm1880.c119 s8 mux_shift; member
156 .mux_shift = -1, \
170 .mux_shift = _mux_shift, \
768 if (clks->mux_shift >= 0) { in bm1880_clk_register_composite()
775 mux->shift = clks->mux_shift; in bm1880_clk_register_composite()
/linux-6.12.1/drivers/clk/x86/
Dclk-cgu.h177 u8 mux_shift; member
213 .mux_shift = _shift, \
Dclk-cgu.c86 u8 shift = list->mux_shift; in lgm_clk_register_mux()
/linux-6.12.1/drivers/pinctrl/freescale/
Dpinctrl-imx.h92 u8 mux_shift; member
Dpinctrl-imx8ulp.c248 .mux_shift = BP_MUX_MODE,
Dpinctrl-imx7ulp.c289 .mux_shift = BP_MUX_MODE,
Dpinctrl-vf610.c322 .mux_shift = 20,
Dpinctrl-imx.c187 reg |= (pin_mmio->mux_mode << info->mux_shift); in imx_pmx_set_one_pin_mmio()
/linux-6.12.1/drivers/pinctrl/
Dpinctrl-pistachio.c90 int mux_shift; member
645 .mux_shift = -1, \
659 .mux_shift = -1, \
673 .mux_shift = _shift, \
966 val &= ~(pg->mux_mask << pg->mux_shift); in pistachio_pinmux_enable()
967 val |= i << pg->mux_shift; in pistachio_pinmux_enable()
Dpinctrl-zynq.c74 u8 mux_shift; member
772 .mux_shift = shift, \
913 reg |= pgrp->pins[0] << func->mux_shift; in zynq_pinmux_set_mux()
Dpinctrl-bm1880.c71 u8 mux_shift; member
/linux-6.12.1/drivers/soc/tegra/
Dpmc.c205 u32 mux_shift; member
224 u8 mux_shift; member
246 .mux_shift = 6,
254 .mux_shift = 14,
262 .mux_shift = 22,
2551 val = tegra_pmc_readl(pmc, clk->offs) >> clk->mux_shift; in pmc_clk_mux_get_parent()
2563 val &= ~(PMC_CLK_OUT_MUX_MASK << clk->mux_shift); in pmc_clk_mux_set_parent()
2564 val |= index << clk->mux_shift; in pmc_clk_mux_set_parent()
2637 pmc_clk->mux_shift = data->mux_shift; in tegra_pmc_clk_out_register()
/linux-6.12.1/sound/soc/intel/atom/
Dsst-atom-controls.h569 const int *mux_shift; member