Home
last modified time | relevance | path

Searched refs:dst_y_offset_cur1 (Results 1 – 15 of 15) sorted by relevance

/linux-6.12.1/drivers/gpu/drm/amd/display/dc/dml/
Ddisplay_rq_dlg_helpers.c302 dlg_regs->dst_y_offset_cur1); in print__dlg_regs_st()
Ddisplay_mode_structs.h661 unsigned int dst_y_offset_cur1; member
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/dcn10/
Ddcn10_hw_sequencer_debug.c275 …dlg_regs->refcyc_per_line_delivery_c, dlg_regs->chunk_hdl_adjust_cur0, dlg_regs->dst_y_offset_cur1, in dcn10_get_dlg_states()
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/dml/dcn32/
Ddisplay_rq_dlg_calc_32.c528 dlg_regs->dst_y_offset_cur1 = 0; in dml32_rq_dlg_get_dlg_reg()
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/dml2/
Ddml_display_rq_dlg_calc.c490 disp_dlg_regs->dst_y_offset_cur1 = 0; in dml_rq_dlg_get_dlg_reg()
Ddml2_translation_helper.c1475 out->dlg_regs.dst_y_offset_cur1 = disp_dlg_regs->dst_y_offset_cur1; in dml2_update_pipe_ctx_dchub_regs()
Ddisplay_mode_util.c292 dml_print("DML: dst_y_offset_cur1 = 0x%x\n", dlg_regs->dst_y_offset_cur1); in dml_print_dlg_regs_st()
Ddisplay_mode_core_structs.h1913 dml_uint_t dst_y_offset_cur1; member
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/dml/dcn21/
Ddisplay_rq_dlg_calc_21.c1600 disp_dlg_regs->dst_y_offset_cur1 = 0; in dml_rq_dlg_get_dlg_params()
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/dml/dcn20/
Ddisplay_rq_dlg_calc_20.c1492 disp_dlg_regs->dst_y_offset_cur1 = 0; in dml20_rq_dlg_get_dlg_params()
Ddisplay_rq_dlg_calc_20v2.c1493 disp_dlg_regs->dst_y_offset_cur1 = 0; in dml20v2_rq_dlg_get_dlg_params()
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/dml/dcn31/
Ddisplay_rq_dlg_calc_31.c1513 disp_dlg_regs->dst_y_offset_cur1 = 0; in dml_rq_dlg_get_dlg_params()
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/dml/dcn30/
Ddisplay_rq_dlg_calc_30.c1688 disp_dlg_regs->dst_y_offset_cur1 = 0; in dml_rq_dlg_get_dlg_params()
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/dml/dcn314/
Ddisplay_rq_dlg_calc_314.c1601 disp_dlg_regs->dst_y_offset_cur1 = 0; in dml_rq_dlg_get_dlg_params()
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/hwss/dcn10/
Ddcn10_hwseq.c260 …dlg_regs->refcyc_per_line_delivery_c, dlg_regs->chunk_hdl_adjust_cur0, dlg_regs->dst_y_offset_cur1, in dcn10_log_hubp_states()