Home
last modified time | relevance | path

Searched refs:dmar_readq (Results 1 – 7 of 7) sorted by relevance

/linux-6.12.1/drivers/iommu/intel/
Dsvm.c326 tail = dmar_readq(iommu->reg + DMAR_PQT_REG) & PRQ_RING_MASK; in intel_drain_pasid_prq()
327 head = dmar_readq(iommu->reg + DMAR_PQH_REG) & PRQ_RING_MASK; in intel_drain_pasid_prq()
444 tail = dmar_readq(iommu->reg + DMAR_PQT_REG) & PRQ_RING_MASK; in prq_event_thread()
445 head = dmar_readq(iommu->reg + DMAR_PQH_REG) & PRQ_RING_MASK; in prq_event_thread()
510 head = dmar_readq(iommu->reg + DMAR_PQH_REG) & PRQ_RING_MASK; in prq_event_thread()
511 tail = dmar_readq(iommu->reg + DMAR_PQT_REG) & PRQ_RING_MASK; in prq_event_thread()
Ddebugfs.c144 value = dmar_readq(iommu->reg + iommu_regs_64[i].offset); in iommu_regset_show()
252 if (dmar_readq(iommu->reg + DMAR_RTADDR_REG) & DMA_RTADDR_SMT) { in ctx_tbl_walk()
375 if (dmar_readq(iommu->reg + DMAR_RTADDR_REG) & DMA_RTADDR_SMT) in domain_translation_struct_show()
530 dmar_readq(iommu->reg + DMAR_IQH_REG) >> shift, in invalidation_queue_show()
531 dmar_readq(iommu->reg + DMAR_IQT_REG) >> shift); in invalidation_queue_show()
Dperfmon.c310 new_count = dmar_readq(iommu_event_base(iommu_pmu, hwc->idx)); in iommu_pmu_event_update()
343 count = dmar_readq(iommu_event_base(iommu_pmu, hwc->idx)); in iommu_pmu_start()
499 while ((status = dmar_readq(iommu_pmu->overflow))) { in iommu_pmu_counter_overflow()
577 perfcap = dmar_readq(iommu->reg + DMAR_PERFCAP_REG); in alloc_iommu_pmu()
620 pcap = dmar_readq(iommu->reg + DMAR_PERFEVNTCAP_REG + in alloc_iommu_pmu()
Ddmar.c902 cap = dmar_readq(addr + DMAR_CAP_REG); in dmar_validate_one_drhd()
903 ecap = dmar_readq(addr + DMAR_ECAP_REG); in dmar_validate_one_drhd()
988 iommu->cap = dmar_readq(iommu->reg + DMAR_CAP_REG); in map_iommu()
989 iommu->ecap = dmar_readq(iommu->reg + DMAR_ECAP_REG); in map_iommu()
1023 iommu->ecmdcap[i] = dmar_readq(iommu->reg + DMAR_ECCAP_REG + in map_iommu()
1242 u64 iqe_err = dmar_readq(iommu->reg + DMAR_IQER_REG); in qi_dump_fault()
1324 iqe_err = dmar_readq(iommu->reg + DMAR_IQER_REG); in qi_check_fault()
1996 guest_addr = dmar_readq(iommu->reg + reg + in dmar_fault()
Diommu.c1182 dmar_readq, (!(val & DMA_CCMD_ICC)), val); in __iommu_flush_context()
1224 dmar_readq, (!(val & DMA_TLB_IVT)), val); in __iommu_flush_iotlb()
2171 rtaddr_reg = dmar_readq(iommu->reg + DMAR_RTADDR_REG); in copy_translation_tables()
4890 res = dmar_readq(iommu->reg + DMAR_ECRSP_REG); in ecmd_submit_sync()
4906 IOMMU_WAIT_OP(iommu, DMAR_ECRSP_REG, dmar_readq, in ecmd_submit_sync()
Diommu.h151 #define dmar_readq(a) readq(a) macro
Dirq_remapping.c433 irta = dmar_readq(iommu->reg + DMAR_IRTA_REG); in iommu_load_old_irte()