Home
last modified time | relevance | path

Searched refs:cur_lock (Results 1 – 5 of 5) sorted by relevance

/linux-6.12.1/drivers/gpu/drm/radeon/
Dradeon_cursor.c36 uint32_t cur_lock; in radeon_lock_cursor() local
39 cur_lock = RREG32(EVERGREEN_CUR_UPDATE + radeon_crtc->crtc_offset); in radeon_lock_cursor()
41 cur_lock |= EVERGREEN_CURSOR_UPDATE_LOCK; in radeon_lock_cursor()
43 cur_lock &= ~EVERGREEN_CURSOR_UPDATE_LOCK; in radeon_lock_cursor()
44 WREG32(EVERGREEN_CUR_UPDATE + radeon_crtc->crtc_offset, cur_lock); in radeon_lock_cursor()
46 cur_lock = RREG32(AVIVO_D1CUR_UPDATE + radeon_crtc->crtc_offset); in radeon_lock_cursor()
48 cur_lock |= AVIVO_D1CURSOR_UPDATE_LOCK; in radeon_lock_cursor()
50 cur_lock &= ~AVIVO_D1CURSOR_UPDATE_LOCK; in radeon_lock_cursor()
51 WREG32(AVIVO_D1CUR_UPDATE + radeon_crtc->crtc_offset, cur_lock); in radeon_lock_cursor()
53 cur_lock = RREG32(RADEON_CUR_OFFSET + radeon_crtc->crtc_offset); in radeon_lock_cursor()
[all …]
/linux-6.12.1/drivers/gpu/drm/amd/amdgpu/
Ddce_v10_0.c2284 uint32_t cur_lock; in dce_v10_0_lock_cursor() local
2286 cur_lock = RREG32(mmCUR_UPDATE + amdgpu_crtc->crtc_offset); in dce_v10_0_lock_cursor()
2288 cur_lock = REG_SET_FIELD(cur_lock, CUR_UPDATE, CURSOR_UPDATE_LOCK, 1); in dce_v10_0_lock_cursor()
2290 cur_lock = REG_SET_FIELD(cur_lock, CUR_UPDATE, CURSOR_UPDATE_LOCK, 0); in dce_v10_0_lock_cursor()
2291 WREG32(mmCUR_UPDATE + amdgpu_crtc->crtc_offset, cur_lock); in dce_v10_0_lock_cursor()
Ddce_v11_0.c2368 uint32_t cur_lock; in dce_v11_0_lock_cursor() local
2370 cur_lock = RREG32(mmCUR_UPDATE + amdgpu_crtc->crtc_offset); in dce_v11_0_lock_cursor()
2372 cur_lock = REG_SET_FIELD(cur_lock, CUR_UPDATE, CURSOR_UPDATE_LOCK, 1); in dce_v11_0_lock_cursor()
2374 cur_lock = REG_SET_FIELD(cur_lock, CUR_UPDATE, CURSOR_UPDATE_LOCK, 0); in dce_v11_0_lock_cursor()
2375 WREG32(mmCUR_UPDATE + amdgpu_crtc->crtc_offset, cur_lock); in dce_v11_0_lock_cursor()
Ddce_v6_0.c2201 uint32_t cur_lock; in dce_v6_0_lock_cursor() local
2203 cur_lock = RREG32(mmCUR_UPDATE + amdgpu_crtc->crtc_offset); in dce_v6_0_lock_cursor()
2205 cur_lock |= CUR_UPDATE__CURSOR_UPDATE_LOCK_MASK; in dce_v6_0_lock_cursor()
2207 cur_lock &= ~CUR_UPDATE__CURSOR_UPDATE_LOCK_MASK; in dce_v6_0_lock_cursor()
2208 WREG32(mmCUR_UPDATE + amdgpu_crtc->crtc_offset, cur_lock); in dce_v6_0_lock_cursor()
Ddce_v8_0.c2205 uint32_t cur_lock; in dce_v8_0_lock_cursor() local
2207 cur_lock = RREG32(mmCUR_UPDATE + amdgpu_crtc->crtc_offset); in dce_v8_0_lock_cursor()
2209 cur_lock |= CUR_UPDATE__CURSOR_UPDATE_LOCK_MASK; in dce_v8_0_lock_cursor()
2211 cur_lock &= ~CUR_UPDATE__CURSOR_UPDATE_LOCK_MASK; in dce_v8_0_lock_cursor()
2212 WREG32(mmCUR_UPDATE + amdgpu_crtc->crtc_offset, cur_lock); in dce_v8_0_lock_cursor()