Home
last modified time | relevance | path

Searched refs:cp_hqd_pq_base_lo (Results 1 – 21 of 21) sorted by relevance

/linux-6.12.1/drivers/gpu/drm/amd/amdkfd/
Dkfd_mqd_manager_cik.c192 m->cp_hqd_pq_base_lo = lower_32_bits((uint64_t)q->queue_address >> 8); in __update_mqd()
352 m->cp_hqd_pq_base_lo = lower_32_bits((uint64_t)q->queue_address >> 8); in update_mqd_hiq()
Dkfd_mqd_manager_v12.c193 m->cp_hqd_pq_base_lo = lower_32_bits((uint64_t)q->queue_address >> 8); in update_mqd()
Dkfd_mqd_manager_v10.c176 m->cp_hqd_pq_base_lo = lower_32_bits((uint64_t)q->queue_address >> 8); in update_mqd()
Dkfd_mqd_manager_vi.c184 m->cp_hqd_pq_base_lo = lower_32_bits((uint64_t)q->queue_address >> 8); in __update_mqd()
Dkfd_mqd_manager_v11.c230 m->cp_hqd_pq_base_lo = lower_32_bits((uint64_t)q->queue_address >> 8); in update_mqd()
Dkfd_mqd_manager_v9.c251 m->cp_hqd_pq_base_lo = lower_32_bits((uint64_t)q->queue_address >> 8); in update_mqd()
/linux-6.12.1/drivers/gpu/drm/amd/include/
Dcik_structs.h87 uint32_t cp_hqd_pq_base_lo; member
Dvi_structs.h296 uint32_t cp_hqd_pq_base_lo; member
Dv9_structs.h306 uint32_t cp_hqd_pq_base_lo; member
Dv12_structs.h811 uint32_t cp_hqd_pq_base_lo; // offset: 136 (0x88) member
Dv11_structs.h811 uint32_t cp_hqd_pq_base_lo; // offset: 136 (0x88) member
Dv10_structs.h812 uint32_t cp_hqd_pq_base_lo; member
/linux-6.12.1/drivers/gpu/drm/amd/amdgpu/
Dmes_v12_0.c1041 mqd->cp_hqd_pq_base_lo = lower_32_bits(hqd_gpu_addr); in mes_v12_0_mqd_init()
1138 WREG32_SOC15(GC, 0, regCP_HQD_PQ_BASE, mqd->cp_hqd_pq_base_lo); in mes_v12_0_queue_init_register()
Dmes_v11_0.c1075 mqd->cp_hqd_pq_base_lo = lower_32_bits(hqd_gpu_addr); in mes_v11_0_mqd_init()
1165 WREG32_SOC15(GC, 0, regCP_HQD_PQ_BASE, mqd->cp_hqd_pq_base_lo); in mes_v11_0_queue_init_register()
Dgfx_v9_4_3.c1867 mqd->cp_hqd_pq_base_lo = hqd_gpu_addr; in gfx_v9_4_3_xcc_mqd_init()
1978 mqd->cp_hqd_pq_base_lo); in gfx_v9_4_3_xcc_kiq_init_register()
Dgfx_v12_0.c3052 mqd->cp_hqd_pq_base_lo = hqd_gpu_addr; in gfx_v12_0_compute_mqd_init()
3176 mqd->cp_hqd_pq_base_lo); in gfx_v12_0_kiq_init_register()
Dgfx_v11_0.c4107 mqd->cp_hqd_pq_base_lo = hqd_gpu_addr; in gfx_v11_0_compute_mqd_init()
4232 mqd->cp_hqd_pq_base_lo); in gfx_v11_0_kiq_init_register()
Dgfx_v9_0.c3546 mqd->cp_hqd_pq_base_lo = hqd_gpu_addr; in gfx_v9_0_mqd_init()
3656 mqd->cp_hqd_pq_base_lo); in gfx_v9_0_kiq_init_register()
Dgfx_v7_0.c2849 mqd->cp_hqd_pq_base_lo = hqd_gpu_addr; in gfx_v7_0_mqd_init()
Dgfx_v10_0.c6831 mqd->cp_hqd_pq_base_lo = hqd_gpu_addr; in gfx_v10_0_compute_mqd_init()
6941 mqd->cp_hqd_pq_base_lo); in gfx_v10_0_kiq_init_register()
Dgfx_v8_0.c4455 mqd->cp_hqd_pq_base_lo = hqd_gpu_addr; in gfx_v8_0_mqd_init()