Searched refs:__aligned (Results 1 – 25 of 768) sorted by relevance
12345678910>>...31
80 } __aligned(8);91 } __aligned(8);100 u32 data __aligned(8);103 } __aligned(8);206 } __aligned(8);221 } __aligned(8);264 u32 fw_stats_buf[ROGUE_FWIF_STATS_FRAMEWORK_MAX] __aligned(8);272 } __aligned(8);295 } __aligned(8);388 } __aligned(8);[all …]
149 struct rogue_fwif_geom_regs regs __aligned(8);150 u32 flags __aligned(8);159 struct rogue_fwif_dummy_rgnhdr_init_geom_regs dummy_rgnhdr_init_geom_regs __aligned(8);247 struct rogue_fwif_cmd_geom_frag_shared cmd_shared __aligned(8);249 struct rogue_fwif_frag_regs regs __aligned(8);299 struct rogue_fwif_cmd_common common __aligned(8);305 u32 flags __aligned(8);362 struct rogue_fwif_cmd_common common __aligned(8);364 struct rogue_fwif_transfer_regs regs __aligned(8);
47 } __aligned(8);66 } __aligned(8);143 } __aligned(8);191 __aligned(8);199 struct rogue_fwif_cdm_registers_cswitch ctxswitch_regs __aligned(8);216 bool on_demand __aligned(4);223 } __aligned(8);
63 } __packed __aligned(4);102 } __packed __aligned(4);115 } __packed __aligned(4);124 } __packed __aligned(4);134 } __packed __aligned(4);140 } __packed __aligned(4);161 } __packed __aligned(4);171 } __packed __aligned(4);197 } __packed __aligned(4);203 } __packed __aligned(4);[all …]
97 } __packed __aligned(8);110 } __packed __aligned(8);145 } __packed __aligned(8);163 } __packed __aligned(8);175 } __packed __aligned(8);184 } __packed __aligned(8);212 } __packed __aligned(8);240 } __packed __aligned(8);252 } __packed __aligned(8);288 } __packed __aligned(8);[all …]
150 } __packed __aligned(8);155 } __packed __aligned(8);159 } __packed __aligned(8);189 } __packed __aligned(8);198 } __packed __aligned(4);214 } __packed __aligned(4);242 } __packed __aligned(8);247 } __packed __aligned(8);254 } __packed __aligned(8);267 } __packed __aligned(8);[all …]
89 u32 num_output_formats __aligned(8);93 u32 num_vf_formats __aligned(8);99 u64 imgu_fw_blob_descr_ptr __aligned(8);100 u32 blob_index __aligned(8);101 union imgu_fw_all_memory_offsets mem_offsets __aligned(8);102 struct imgu_fw_binary_xinfo *next __aligned(8);154 u32 type __aligned(8); /* enum imgu_fw_type */161 u32 loaded __aligned(8); /* Firmware has been loaded */162 const u64 isp_code __aligned(8); /* ISP pointer to code */164 u32 handle __aligned(8);
727 operation_list[IMGU_ABI_SHD_MAX_OPERATIONS] __aligned(32);729 process_lines_data[IMGU_ABI_SHD_MAX_PROCESS_LINES] __aligned(32);731 transfer_data[IMGU_ABI_SHD_MAX_TRANSFERS] __aligned(32);735 struct ipu3_uapi_shd_config_static shd __aligned(32);736 struct imgu_abi_shd_intra_frame_operations_data shd_ops __aligned(32);737 struct ipu3_uapi_shd_lut shd_lut __aligned(32);850 struct imgu_abi_input_feeder_data data __aligned(32);861 __aligned(32);891 ops[IMGU_ABI_DVS_STAT_MAX_OPERATIONS] __aligned(32);894 __aligned(32);[all …]
111 } __packed __aligned(8);146 } __packed __aligned(8);155 } __packed __aligned(8);178 } __packed __aligned(8);191 } __packed __aligned(8);199 } __packed __aligned(8);206 } __packed __aligned(8);217 } __packed __aligned(8);227 } __packed __aligned(8);254 } __packed __aligned(8);[all …]
16 __vector128 vxrs[__NUM_VXRS] __aligned(8);26 __vector128 vxrs[] __aligned(8);32 __vector128 vxrs[vxr_size] __aligned(8); \
61 __aligned(4);67 __aligned(4);69 __aligned(4);77 __aligned(4);81 __aligned(4);86 __aligned(4);90 __aligned(4);
55 } __aligned(16);66 } __aligned(16);76 } __aligned(16);98 } __aligned(64);110 } __aligned(16);126 } __aligned(32);139 } __aligned(32);149 } __aligned(16);158 } __aligned(8);168 } __aligned(16);
31 } __packed __aligned(4);47 } __packed __aligned(4);158 } __packed __aligned(4);218 } __packed __aligned(4);279 } __packed __aligned(4);319 } __packed __aligned(4);329 } __packed __aligned(4);339 } __packed __aligned(4);358 } __packed __aligned(4);
71 uint32_t ib[256] __aligned(256);75 } __aligned(PAGE_SIZE) gfx[AMDGPU_MES_CTX_MAX_GFX_RINGS];85 uint32_t ib[256] __aligned(256);89 } __aligned(PAGE_SIZE) compute[AMDGPU_MES_CTX_MAX_COMPUTE_RINGS];100 uint32_t ib[256] __aligned(256);104 } __aligned(PAGE_SIZE) sdma[AMDGPU_MES_CTX_MAX_SDMA_RINGS];
29 } __packed __aligned(4);43 } __packed __aligned(4);57 } __packed __aligned(4);69 } __packed __aligned(4);79 } __packed __aligned(4);153 } __packed __aligned(4);
38 } __packed __aligned(1);60 } __packed __aligned(1);88 } __packed __aligned(1);95 } __aligned(1);102 } __aligned(1);126 } __packed __aligned(1);133 } __aligned(1);
112 } __packed __aligned(8);138 } __packed __aligned(8);162 } __packed __aligned(8);188 } __packed __aligned(8);240 } __packed __aligned(8);252 } __packed __aligned(8);261 } __packed __aligned(8);288 } __packed __aligned(8);
10 } __packed __aligned(8);35 } __packed __aligned(8);54 } __packed __aligned(8);76 } __packed __aligned(8);93 } __packed __aligned(8);
263 __le64 rbase __packed __aligned(4);264 __le64 rlen __packed __aligned(4);265 __le64 rp __packed __aligned(4);266 __le64 wp __packed __aligned(4);278 __le64 rbase __packed __aligned(4);279 __le64 rlen __packed __aligned(4);280 __le64 rp __packed __aligned(4);281 __le64 wp __packed __aligned(4);289 __le64 rbase __packed __aligned(4);290 __le64 rlen __packed __aligned(4);[all …]
14 } __aligned(1);31 } __aligned(1);41 } __aligned(1);57 } __aligned(1);
39 } __packed __aligned(CCB_ALIGN);93 } __packed __aligned(CSB_ALIGN);111 } __packed __aligned(DDE_ALIGN);123 } __packed __aligned(NX_STAMP_ALIGN);159 } __aligned(128);
111 } __packed __aligned(2);125 } __packed __aligned(2);132 } __packed __aligned(2);141 } __packed __aligned(2);150 } __packed __aligned(2);160 } __packed __aligned(2);
41 } __packed __aligned(4);64 } __packed __aligned(4);87 } __packed __aligned(4);93 } __packed __aligned(4);
223 const struct in6_addr in6addr_loopback __aligned(BITS_PER_LONG/8)226 const struct in6_addr in6addr_any __aligned(BITS_PER_LONG/8)229 const struct in6_addr in6addr_linklocal_allnodes __aligned(BITS_PER_LONG/8)232 const struct in6_addr in6addr_linklocal_allrouters __aligned(BITS_PER_LONG/8)235 const struct in6_addr in6addr_interfacelocal_allnodes __aligned(BITS_PER_LONG/8)238 const struct in6_addr in6addr_interfacelocal_allrouters __aligned(BITS_PER_LONG/8)241 const struct in6_addr in6addr_sitelocal_allrouters __aligned(BITS_PER_LONG/8)
33 } __aligned(CCB_ALIGN);82 } __aligned(CSB_ALIGN);100 } __aligned(DDE_ALIGN);133 } __aligned(CRB_ALIGN);