Home
last modified time | relevance | path

Searched refs:UVD_SUVD_CGC_GATE__SCM_MASK (Results 1 – 22 of 22) sorted by relevance

/linux-6.12.1/drivers/gpu/drm/amd/amdgpu/
Duvd_v6_0.c669 UVD_SUVD_CGC_GATE__SCM_MASK |
702 UVD_SUVD_CGC_GATE__SCM_MASK |
1292 UVD_SUVD_CGC_GATE__SCM_MASK | in uvd_v6_0_enable_clock_gating()
1417 UVD_SUVD_CGC_GATE__SCM_MASK |
Duvd_v5_0.c644 UVD_SUVD_CGC_GATE__SCM_MASK | in uvd_v5_0_enable_clock_gating()
757 UVD_SUVD_CGC_GATE__SCM_MASK |
Duvd_v7_0.c1628 UVD_SUVD_CGC_GATE__SCM_MASK |
1701 UVD_SUVD_CGC_GATE__SCM_MASK |
Dvcn_v4_0_5.c711 | UVD_SUVD_CGC_GATE__SCM_MASK in vcn_v4_0_5_disable_clock_gating()
Dvcn_v4_0_3.c618 | UVD_SUVD_CGC_GATE__SCM_MASK in vcn_v4_0_3_disable_clock_gating()
Dvcn_v1_0.c574 | UVD_SUVD_CGC_GATE__SCM_MASK in vcn_v1_0_disable_clock_gating()
Dvcn_v2_0.c602 | UVD_SUVD_CGC_GATE__SCM_MASK in vcn_v2_0_disable_clock_gating()
Dvcn_v4_0.c775 | UVD_SUVD_CGC_GATE__SCM_MASK in vcn_v4_0_disable_clock_gating()
Dvcn_v2_5.c692 | UVD_SUVD_CGC_GATE__SCM_MASK in vcn_v2_5_disable_clock_gating()
Dvcn_v3_0.c810 | UVD_SUVD_CGC_GATE__SCM_MASK in vcn_v3_0_disable_clock_gating()
/linux-6.12.1/drivers/gpu/drm/amd/include/asic_reg/uvd/
Duvd_7_0_sh_mask.h229 #define UVD_SUVD_CGC_GATE__SCM_MASK macro
Duvd_5_0_sh_mask.h729 #define UVD_SUVD_CGC_GATE__SCM_MASK 0x8 macro
Duvd_6_0_sh_mask.h731 #define UVD_SUVD_CGC_GATE__SCM_MASK 0x8 macro
/linux-6.12.1/drivers/gpu/drm/amd/include/asic_reg/vcn/
Dvcn_1_0_sh_mask.h457 #define UVD_SUVD_CGC_GATE__SCM_MASK macro
Dvcn_2_5_sh_mask.h2086 #define UVD_SUVD_CGC_GATE__SCM_MASK macro
Dvcn_2_0_0_sh_mask.h3212 #define UVD_SUVD_CGC_GATE__SCM_MASK macro
Dvcn_2_6_0_sh_mask.h3757 #define UVD_SUVD_CGC_GATE__SCM_MASK macro
Dvcn_3_0_0_sh_mask.h2822 #define UVD_SUVD_CGC_GATE__SCM_MASK macro
Dvcn_5_0_0_sh_mask.h1144 #define UVD_SUVD_CGC_GATE__SCM_MASK macro
Dvcn_4_0_5_sh_mask.h1335 #define UVD_SUVD_CGC_GATE__SCM_MASK macro
Dvcn_4_0_0_sh_mask.h1339 #define UVD_SUVD_CGC_GATE__SCM_MASK macro
Dvcn_4_0_3_sh_mask.h1339 #define UVD_SUVD_CGC_GATE__SCM_MASK macro