Home
last modified time | relevance | path

Searched refs:SPI_WRITE (Results 1 – 8 of 8) sorted by relevance

/linux-6.12.1/drivers/net/dsa/sja1105/
Dsja1105_clocking.c136 return sja1105_xfer_buf(priv, SPI_WRITE, regs->cgu_idiv[port], in sja1105_cgu_idiv_config()
187 return sja1105_xfer_buf(priv, SPI_WRITE, regs->mii_tx_clk[port], in sja1105_cgu_mii_tx_clk_config()
214 return sja1105_xfer_buf(priv, SPI_WRITE, regs->mii_rx_clk[port], in sja1105_cgu_mii_rx_clk_config()
241 return sja1105_xfer_buf(priv, SPI_WRITE, regs->mii_ext_tx_clk[port], in sja1105_cgu_mii_ext_tx_clk_config()
268 return sja1105_xfer_buf(priv, SPI_WRITE, regs->mii_ext_rx_clk[port], in sja1105_cgu_mii_ext_rx_clk_config()
370 return sja1105_xfer_buf(priv, SPI_WRITE, regs->rgmii_tx_clk[port], in sja1105_cgu_rgmii_tx_clk_config()
421 return sja1105_xfer_buf(priv, SPI_WRITE, regs->pad_mii_tx[port], in sja1105_rgmii_cfg_pad_tx_config()
457 return sja1105_xfer_buf(priv, SPI_WRITE, regs->pad_mii_rx[port], in sja1105_cfg_pad_rx_config()
535 rc = sja1105_xfer_buf(priv, SPI_WRITE, regs->pad_mii_id[port], in sja1105pqrs_setup_rgmii_delay()
551 return sja1105_xfer_buf(priv, SPI_WRITE, regs->pad_mii_id[port], in sja1105pqrs_setup_rgmii_delay()
[all …]
Dsja1105_mdio.c49 return sja1105_xfer_u32(priv, SPI_WRITE, addr, &tmp, NULL); in sja1105_pcs_mdio_write_c45()
83 rc = sja1105_xfer_u32(priv, SPI_WRITE, in sja1110_pcs_mdio_read_c45()
124 rc = sja1105_xfer_u32(priv, SPI_WRITE, in sja1110_pcs_mdio_write_c45()
132 return sja1105_xfer_u32(priv, SPI_WRITE, regs->pcs_base[phy] + offset, in sja1110_pcs_mdio_write_c45()
180 rc = sja1105_xfer_u32(priv, SPI_WRITE, addr, &reg, NULL); in sja1105_base_t1_mdio_read_c45()
205 return sja1105_xfer_u32(priv, SPI_WRITE, addr, &tmp, NULL); in sja1105_base_t1_mdio_write_c22()
219 rc = sja1105_xfer_u32(priv, SPI_WRITE, addr, &reg, NULL); in sja1105_base_t1_mdio_write_c45()
227 return sja1105_xfer_u32(priv, SPI_WRITE, addr, &tmp, NULL); in sja1105_base_t1_mdio_write_c45()
254 return sja1105_xfer_u32(priv, SPI_WRITE, regs->mdio_100base_tx + reg, in sja1105_base_tx_mdio_write()
Dsja1105_ptp.c176 if (rw == SPI_WRITE) in sja1105_ptp_commit()
308 return sja1105_xfer_u64(priv, SPI_WRITE, regs->ptpclkval, &ticks, in sja1105_ptpclkval_write()
506 rc = sja1105_ptp_commit(ds, &cmd, SPI_WRITE); in sja1105_ptp_reset()
564 return sja1105_ptp_commit(priv->ds, &ptp_data->cmd, SPI_WRITE); in sja1105_ptp_mode_set()
624 rc = sja1105_xfer_u32(priv, SPI_WRITE, regs->ptpclkrate, &clkrate32, in sja1105_ptp_adjfine()
779 rc = sja1105_xfer_u64(priv, SPI_WRITE, regs->ptppinst, in sja1105_per_out_enable()
784 rc = sja1105_xfer_u32(priv, SPI_WRITE, regs->ptppindur, in sja1105_per_out_enable()
795 rc = sja1105_ptp_commit(priv->ds, &cmd, SPI_WRITE); in sja1105_per_out_enable()
Dsja1105_spi.c138 if (rw == SPI_WRITE) in sja1105_xfer_u64()
158 if (rw == SPI_WRITE) { in sja1105_xfer_u32()
183 return sja1105_xfer_u32(priv, SPI_WRITE, regs->rgu, &cold_reset, NULL); in sja1105et_reset_cmd()
193 return sja1105_xfer_u32(priv, SPI_WRITE, regs->rgu, &cold_reset, NULL); in sja1105pqrs_reset_cmd()
207 return sja1105_xfer_u32(priv, SPI_WRITE, regs->rgu, &switch_reset, NULL); in sja1110_reset_cmd()
227 return sja1105_xfer_u32(priv, SPI_WRITE, regs->port_control, in sja1105_inhibit_tx()
362 rc = sja1105_xfer_buf(priv, SPI_WRITE, regs->config, in sja1105_static_config_upload()
Dsja1105_tas.c615 return sja1105_xfer_u32(priv, SPI_WRITE, regs->ptpclkcorp, in sja1105_tas_adjust_drift()
626 return sja1105_xfer_u64(priv, SPI_WRITE, regs->ptpschtm, in sja1105_tas_set_base_time()
648 rc = sja1105_ptp_commit(ds, cmd, SPI_WRITE); in sja1105_tas_start()
674 rc = sja1105_ptp_commit(ds, cmd, SPI_WRITE); in sja1105_tas_stop()
Dsja1105.h46 SPI_WRITE = 1, enumerator
Dsja1105_dynamic_config.c1301 rc = sja1105_xfer_buf(priv, SPI_WRITE, ops->addr, packed_buf, in sja1105_dynamic_config_read()
1341 cmd.rdwrset = SPI_WRITE; /* Action is write */ in sja1105_dynamic_config_write()
1360 rc = sja1105_xfer_buf(priv, SPI_WRITE, ops->addr, packed_buf, in sja1105_dynamic_config_write()
/linux-6.12.1/drivers/net/ethernet/sfc/falcon/
Dfalcon.c209 #define SPI_WRITE 0x02 /* Write data to memory array */ macro
706 command = falcon_spi_munge_command(spi, SPI_WRITE, start + pos); in falcon_spi_write()