Home
last modified time | relevance | path

Searched refs:R_UPD_CLK_ADC (Results 1 – 8 of 8) sorted by relevance

/linux-6.12.1/drivers/net/wireless/realtek/rtw89/
Drtw8852bt_rfk.c306 rtw89_phy_write32_mask(rtwdev, R_UPD_CLK_ADC, B_UPD_GEN_ON, 0x1); in _rfk_bb_afe_setting()
321 rtw89_phy_write32_mask(rtwdev, R_UPD_CLK_ADC, in _rfk_bb_afe_setting()
350 rtw89_phy_write32_mask(rtwdev, R_UPD_CLK_ADC, B_UPD_GEN_ON, 0x0); in _rfk_bb_afe_restore()
354 rtw89_phy_write32_mask(rtwdev, R_UPD_CLK_ADC, in _rfk_bb_afe_restore()
1263 rtw89_phy_write32_mask(rtwdev, R_UPD_CLK_ADC, in _iqk_rxclk_setting()
1265 rtw89_phy_write32_mask(rtwdev, R_UPD_CLK_ADC, in _iqk_rxclk_setting()
1279 rtw89_phy_write32_mask(rtwdev, R_UPD_CLK_ADC, in _iqk_rxclk_setting()
1281 rtw89_phy_write32_mask(rtwdev, R_UPD_CLK_ADC, in _iqk_rxclk_setting()
1627 rtw89_phy_write32_mask(rtwdev, R_UPD_CLK_ADC, B_UPD_GEN_ON, 0x0); in _iqk_afebb_restore()
1632 rtw89_phy_write32_mask(rtwdev, R_UPD_CLK_ADC, in _iqk_afebb_restore()
[all …]
Drtw8852a_rfk.c1033 rtw89_phy_write32_set(rtwdev, R_UPD_CLK_ADC, B_UPD_CLK_ADC_ON); in _iqk_rxclk_setting()
1034 rtw89_phy_write32_mask(rtwdev, R_UPD_CLK_ADC, B_UPD_CLK_ADC_VAL, 0x1); in _iqk_rxclk_setting()
1041 rtw89_phy_write32_set(rtwdev, R_UPD_CLK_ADC, B_UPD_CLK_ADC_ON); in _iqk_rxclk_setting()
1042 rtw89_phy_write32_clr(rtwdev, R_UPD_CLK_ADC, B_UPD_CLK_ADC_VAL); in _iqk_rxclk_setting()
Drtw8852b_rfk.c994 rtw89_phy_write32_mask(rtwdev, R_UPD_CLK_ADC, B_UPD_CLK_ADC_ON, 0x1); in _iqk_rxclk_setting()
995 rtw89_phy_write32_mask(rtwdev, R_UPD_CLK_ADC, B_UPD_CLK_ADC_VAL, 0x1); in _iqk_rxclk_setting()
1010 rtw89_phy_write32_mask(rtwdev, R_UPD_CLK_ADC, B_UPD_CLK_ADC_ON, 0x1); in _iqk_rxclk_setting()
1011 rtw89_phy_write32_mask(rtwdev, R_UPD_CLK_ADC, B_UPD_CLK_ADC_VAL, 0x0); in _iqk_rxclk_setting()
Drtw8852b_common.c1019 rtw89_phy_write32_mask(rtwdev, R_UPD_CLK_ADC, B_ENABLE_CCK, 1); in rtw8852bx_ctrl_cck_en()
1022 rtw89_phy_write32_mask(rtwdev, R_UPD_CLK_ADC, B_ENABLE_CCK, 0); in rtw8852bx_ctrl_cck_en()
Drtw8851b.c1169 rtw89_phy_write32_mask(rtwdev, R_UPD_CLK_ADC, B_ENABLE_CCK, 1); in rtw8851b_ctrl_cck_en()
1174 rtw89_phy_write32_mask(rtwdev, R_UPD_CLK_ADC, B_ENABLE_CCK, 0); in rtw8851b_ctrl_cck_en()
Drtw8922a.c1813 rtw89_phy_write32_idx(rtwdev, R_UPD_CLK_ADC, B_ENABLE_CCK, 1, phy_idx); in rtw8922a_ctrl_cck_en()
1818 rtw89_phy_write32_idx(rtwdev, R_UPD_CLK_ADC, B_ENABLE_CCK, 0, phy_idx); in rtw8922a_ctrl_cck_en()
Drtw8852c.c1703 rtw89_phy_write32_mask(rtwdev, R_UPD_CLK_ADC, B_ENABLE_CCK, 1); in rtw8852c_set_channel_bb()
1708 rtw89_phy_write32_mask(rtwdev, R_UPD_CLK_ADC, B_ENABLE_CCK, 0); in rtw8852c_set_channel_bb()
Dreg.h7967 #define R_UPD_CLK_ADC 0x0700 macro