Home
last modified time | relevance | path

Searched refs:PWR_DISP_TIMER2_CONTROL__DISP_TIMER_INT_ENABLE_MASK (Results 1 – 8 of 8) sorted by relevance

/linux-6.12.1/drivers/gpu/drm/amd/include/asic_reg/smuio/
Dsmuio_10_0_2_sh_mask.h153 #define PWR_DISP_TIMER2_CONTROL__DISP_TIMER_INT_ENABLE_MASK … macro
Dsmuio_13_0_3_sh_mask.h106 #define PWR_DISP_TIMER2_CONTROL__DISP_TIMER_INT_ENABLE_MASK … macro
Dsmuio_11_0_0_sh_mask.h1077 #define PWR_DISP_TIMER2_CONTROL__DISP_TIMER_INT_ENABLE_MASK … macro
Dsmuio_14_0_2_sh_mask.h95 #define PWR_DISP_TIMER2_CONTROL__DISP_TIMER_INT_ENABLE_MASK … macro
Dsmuio_13_0_6_sh_mask.h101 #define PWR_DISP_TIMER2_CONTROL__DISP_TIMER_INT_ENABLE_MASK … macro
Dsmuio_13_0_2_sh_mask.h1135 #define PWR_DISP_TIMER2_CONTROL__DISP_TIMER_INT_ENABLE_MASK … macro
/linux-6.12.1/drivers/gpu/drm/amd/include/asic_reg/smu/
Dsmu_7_1_2_sh_mask.h5559 #define PWR_DISP_TIMER2_CONTROL__DISP_TIMER_INT_ENABLE_MASK 0x2000000 macro
Dsmu_7_1_3_sh_mask.h5669 #define PWR_DISP_TIMER2_CONTROL__DISP_TIMER_INT_ENABLE_MASK 0x2000000 macro