Home
last modified time | relevance | path

Searched refs:PFIT_CONTROL (Results 1 – 14 of 14) sorted by relevance

/linux-6.12.1/drivers/gpu/drm/gma500/
Doaktrail_lvds.c132 REG_WRITE(PFIT_CONTROL, 0); in oaktrail_lvds_mode_set()
138 REG_WRITE(PFIT_CONTROL, PFIT_ENABLE); in oaktrail_lvds_mode_set()
142 REG_WRITE(PFIT_CONTROL, PFIT_ENABLE | in oaktrail_lvds_mode_set()
145 REG_WRITE(PFIT_CONTROL, PFIT_ENABLE | in oaktrail_lvds_mode_set()
148 REG_WRITE(PFIT_CONTROL, PFIT_ENABLE); in oaktrail_lvds_mode_set()
150 REG_WRITE(PFIT_CONTROL, PFIT_ENABLE); in oaktrail_lvds_mode_set()
Dpsb_intel_lvds.c268 lvds_priv->savePFIT_CONTROL = REG_READ(PFIT_CONTROL); in psb_intel_lvds_save()
309 REG_WRITE(PFIT_CONTROL, lvds_priv->savePFIT_CONTROL); in psb_intel_lvds_restore()
485 REG_WRITE(PFIT_CONTROL, pfit_control); in psb_intel_lvds_mode_set()
Doaktrail_device.c181 regs->psb.savePFIT_CONTROL = PSB_RVDC32(PFIT_CONTROL); in oaktrail_save_display_registers()
305 PSB_WVDC32(regs->psb.savePFIT_CONTROL, PFIT_CONTROL); in oaktrail_restore_display_registers()
Dpsb_intel_display.c84 pfit_control = REG_READ(PFIT_CONTROL); in psb_intel_panel_fitter_pipe()
214 REG_WRITE(PFIT_CONTROL, 0); in psb_intel_crtc_mode_set()
Dcdv_device.c259 regs->cdv.savePFIT_CONTROL = REG_READ(PFIT_CONTROL); in cdv_save_display_registers()
330 REG_WRITE(PFIT_CONTROL, regs->cdv.savePFIT_CONTROL); in cdv_restore_display_registers()
Doaktrail_crtc.c351 pfit_control = REG_READ(PFIT_CONTROL); in oaktrail_panel_fitter_pipe()
427 REG_WRITE(PFIT_CONTROL, 0); in oaktrail_crtc_mode_set()
Dcdv_intel_display.c563 pfit_control = REG_READ(PFIT_CONTROL); in cdv_intel_panel_fitter_pipe()
762 REG_WRITE(PFIT_CONTROL, 0); in cdv_intel_crtc_mode_set()
Dcdv_intel_lvds.c293 REG_WRITE(PFIT_CONTROL, pfit_control); in cdv_intel_lvds_mode_set()
Dpsb_intel_reg.h205 #define PFIT_CONTROL 0x61230 macro
Dcdv_intel_dp.c1099 REG_WRITE(PFIT_CONTROL, pfit_control); in cdv_intel_dp_mode_set()
/linux-6.12.1/drivers/gpu/drm/i915/display/
Dintel_lvds.c151 tmp = intel_de_read(dev_priv, PFIT_CONTROL(dev_priv)); in intel_lvds_get_config()
Dintel_overlay.c953 if (intel_de_read(dev_priv, PFIT_CONTROL(dev_priv)) & PFIT_VERT_AUTO_SCALE) in update_pfit_vscale_ratio()
Dintel_display.c1884 intel_de_read(dev_priv, PFIT_CONTROL(dev_priv)) & PFIT_ENABLE); in i9xx_pfit_enable()
1889 intel_de_write(dev_priv, PFIT_CONTROL(dev_priv), in i9xx_pfit_enable()
2220 intel_de_read(dev_priv, PFIT_CONTROL(dev_priv))); in i9xx_pfit_disable()
2221 intel_de_write(dev_priv, PFIT_CONTROL(dev_priv), 0); in i9xx_pfit_disable()
3007 tmp = intel_de_read(dev_priv, PFIT_CONTROL(dev_priv)); in i9xx_get_pfit_config()
/linux-6.12.1/drivers/gpu/drm/i915/
Di915_reg.h1410 #define PFIT_CONTROL(dev_priv) _MMIO(DISPLAY_MMIO_BASE(dev_priv) + 0x61230) macro