Searched refs:PCP (Results 1 – 14 of 14) sorted by relevance
| /linux-6.12.1/drivers/net/ethernet/mellanox/mlxsw/ |
| D | spectrum_acl_flex_keys.c | 13 MLXSW_AFK_ELEMENT_INST_U32(PCP, 0x08, 13, 3),
21 MLXSW_AFK_ELEMENT_INST_U32(PCP, 0x08, 13, 3),
56 MLXSW_AFK_ELEMENT_INST_U32(PCP, 0x08, 29, 3),
143 MLXSW_AFK_ELEMENT_INST_U32(PCP, 0x00, 0, 3),
149 MLXSW_AFK_ELEMENT_INST_U32(PCP, 0x00, 0, 3),
|
| D | core_acl_flex_keys.c | 29 MLXSW_AFK_ELEMENT_INFO_U32(PCP, 0x10, 20, 3),
|
| /linux-6.12.1/Documentation/networking/dsa/ |
| D | sja1105.rst | 113 on the VLAN PCP bits (if no VLAN is present, the port-based default is used).
117 for tagging. Therefore, the switch ignores the VLAN PCP if used in standalone
120 done by the DSA net devices, which populate the PCP field of the tagging header
122 offloaded flows can be steered to TX queues based on the VLAN PCP, but the DSA
126 towards the switch, with the VLAN PCP bits set appropriately.
130 disregards any VLAN PCP bits even if present. The traffic class for management
190 VLAN PCP.
214 of 100 and a PCP of 0::
226 tuple composed of destination MAC address, VLAN ID and VLAN PCP). Packets which
303 The virtual link keys are always fixed at {MAC DA, VLAN ID, VLAN PCP}, but the
[all …]
|
| /linux-6.12.1/Documentation/devicetree/bindings/clock/ |
| D | xgene.txt | 10 "apm,xgene-pcppll-clock" - for a X-Gene PCP PLL clock
14 "apm,xgene-pcppll-v2-clock" - for a X-Gene PCP PLL v2 clock
16 Required properties for SoC or PCP PLL clocks:
|
| /linux-6.12.1/drivers/net/ethernet/microchip/lan966x/ |
| D | Kconfig | 22 DSCP and PCP.
|
| /linux-6.12.1/drivers/net/ethernet/microchip/sparx5/ |
| D | Kconfig | 24 DSCP and PCP.
|
| /linux-6.12.1/drivers/gpu/drm/radeon/ |
| D | sumod.h | 40 # define PCP(x) ((x) << 8) macro
|
| D | sumo_dpm.c | 196 rcu_pwr_gating_cntl |= PCP(0x77); in sumo_gfx_powergating_initialize()
226 rcu_pwr_gating_cntl |= PCP(0x77); in sumo_gfx_powergating_initialize()
252 rcu_pwr_gating_cntl |= PCP(0x77); in sumo_gfx_powergating_initialize()
|
| /linux-6.12.1/Documentation/devicetree/bindings/edac/ |
| D | apm-xgene-edac.txt | 23 - reg : First resource shall be the CPU bus (PCP) resource.
|
| /linux-6.12.1/Documentation/networking/device_drivers/ethernet/freescale/dpaa2/ |
| D | switch-driver.rst | 159 Example 2: drop frames received on eth4 with VID 100 and PCP of 3::
|
| /linux-6.12.1/Documentation/networking/device_drivers/ethernet/aquantia/ |
| D | atlantic.rst | 331 and User Priority (PCP) field of 802.1Q.
|
| /linux-6.12.1/drivers/net/ethernet/freescale/dpaa2/ |
| D | dpsw.c | 426 dpsw_set_field(tmp_conf, PCP, cfg->pcp); in dpsw_if_set_tci()
|
| /linux-6.12.1/mm/ |
| D | Kconfig | 702 int "Maximum scale factor of PCP (Per-CPU pageset) batch allocate/free"
706 In page allocator, PCP (Per-CPU pageset) is refilled and drained in
|
| /linux-6.12.1/sound/pci/ |
| D | Kconfig | 605 FM801 chip with a TEA5757 tuner (MediaForte SF256-PCS, SF256-PCP and
|