Searched refs:HDMI_ACR_N_48 (Results 1 – 15 of 15) sorted by relevance
| /linux-6.12.1/drivers/gpu/drm/amd/display/dc/dce/ |
| D | dce_stream_encoder.h | 187 SE_SF(HDMI_ACR_48_1, HDMI_ACR_N_48, mask_sh),\
265 SE_SF(DIG0_HDMI_ACR_48_1, HDMI_ACR_N_48, mask_sh),\
459 uint8_t HDMI_ACR_N_48; member
591 uint32_t HDMI_ACR_N_48; member
|
| D | dce_stream_encoder.c | 1315 REG_UPDATE(HDMI_ACR_48_1, HDMI_ACR_N_48, audio_clock_info.n_48khz); in dce110_se_setup_hdmi_audio()
|
| /linux-6.12.1/drivers/gpu/drm/amd/display/dc/dio/dcn32/ |
| D | dcn32_dio_stream_encoder.h | 82 SE_SF(DIG0_HDMI_ACR_48_1, HDMI_ACR_N_48, mask_sh),\
|
| /linux-6.12.1/drivers/gpu/drm/amd/display/dc/dio/dcn401/ |
| D | dcn401_dio_stream_encoder.h | 84 SE_SF(DIG0_HDMI_ACR_48_1, HDMI_ACR_N_48, mask_sh),\
|
| /linux-6.12.1/drivers/gpu/drm/amd/display/dc/dio/dcn10/ |
| D | dcn10_stream_encoder.h | 257 SE_SF(DIG0_HDMI_ACR_48_1, HDMI_ACR_N_48, mask_sh),\
473 type HDMI_ACR_N_48;\
|
| D | dcn10_stream_encoder.c | 1301 REG_UPDATE(HDMI_ACR_48_1, HDMI_ACR_N_48, audio_clock_info.n_48khz); in enc1_se_setup_hdmi_audio()
|
| /linux-6.12.1/drivers/gpu/drm/amd/display/dc/dio/dcn35/ |
| D | dcn35_dio_stream_encoder.h | 162 SE_SF(DIG0_HDMI_ACR_48_1, HDMI_ACR_N_48, mask_sh),\
|
| /linux-6.12.1/drivers/gpu/drm/amd/display/dc/dio/dcn30/ |
| D | dcn30_dio_stream_encoder.h | 161 SE_SF(DIG0_HDMI_ACR_48_1, HDMI_ACR_N_48, mask_sh),\
|
| D | dcn30_dio_stream_encoder.c | 806 REG_UPDATE(HDMI_ACR_48_1, HDMI_ACR_N_48, audio_clock_info.n_48khz); in enc3_se_setup_hdmi_audio()
|
| /linux-6.12.1/drivers/gpu/drm/amd/display/dc/dio/dcn314/ |
| D | dcn314_dio_stream_encoder.h | 161 SE_SF(DIG0_HDMI_ACR_48_1, HDMI_ACR_N_48, mask_sh),\
|
| /linux-6.12.1/drivers/gpu/drm/radeon/ |
| D | rv770d.h | 798 # define HDMI_ACR_N_48(x) (((x) & 0xfffff) << 0) macro
|
| D | evergreend.h | 652 # define HDMI_ACR_N_48(x) (((x) & 0xfffff) << 0) macro
|
| /linux-6.12.1/drivers/gpu/drm/amd/amdgpu/ |
| D | dce_v6_0.c | 1460 tmp = REG_SET_FIELD(tmp, HDMI_ACR_48_1, HDMI_ACR_N_48, acr.n_48khz); in dce_v6_0_audio_set_acr()
|
| D | dce_v10_0.c | 1509 tmp = REG_SET_FIELD(tmp, HDMI_ACR_48_1, HDMI_ACR_N_48, acr.n_48khz); in dce_v10_0_afmt_update_ACR()
|
| D | dce_v11_0.c | 1558 tmp = REG_SET_FIELD(tmp, HDMI_ACR_48_1, HDMI_ACR_N_48, acr.n_48khz); in dce_v11_0_afmt_update_ACR()
|