Home
last modified time | relevance | path

Searched refs:HDMI_ACR_N_44 (Results 1 – 15 of 15) sorted by relevance

/linux-6.12.1/drivers/gpu/drm/amd/display/dc/dce/
Ddce_stream_encoder.h185 SE_SF(HDMI_ACR_44_1, HDMI_ACR_N_44, mask_sh),\
263 SE_SF(DIG0_HDMI_ACR_44_1, HDMI_ACR_N_44, mask_sh),\
457 uint8_t HDMI_ACR_N_44; member
589 uint32_t HDMI_ACR_N_44; member
Ddce_stream_encoder.c1309 REG_UPDATE(HDMI_ACR_44_1, HDMI_ACR_N_44, audio_clock_info.n_44khz); in dce110_se_setup_hdmi_audio()
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/dio/dcn32/
Ddcn32_dio_stream_encoder.h80 SE_SF(DIG0_HDMI_ACR_44_1, HDMI_ACR_N_44, mask_sh),\
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/dio/dcn401/
Ddcn401_dio_stream_encoder.h82 SE_SF(DIG0_HDMI_ACR_44_1, HDMI_ACR_N_44, mask_sh),\
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/dio/dcn10/
Ddcn10_stream_encoder.h255 SE_SF(DIG0_HDMI_ACR_44_1, HDMI_ACR_N_44, mask_sh),\
471 type HDMI_ACR_N_44;\
Ddcn10_stream_encoder.c1295 REG_UPDATE(HDMI_ACR_44_1, HDMI_ACR_N_44, audio_clock_info.n_44khz); in enc1_se_setup_hdmi_audio()
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/dio/dcn35/
Ddcn35_dio_stream_encoder.h160 SE_SF(DIG0_HDMI_ACR_44_1, HDMI_ACR_N_44, mask_sh),\
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/dio/dcn30/
Ddcn30_dio_stream_encoder.h159 SE_SF(DIG0_HDMI_ACR_44_1, HDMI_ACR_N_44, mask_sh),\
Ddcn30_dio_stream_encoder.c800 REG_UPDATE(HDMI_ACR_44_1, HDMI_ACR_N_44, audio_clock_info.n_44khz); in enc3_se_setup_hdmi_audio()
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/dio/dcn314/
Ddcn314_dio_stream_encoder.h159 SE_SF(DIG0_HDMI_ACR_44_1, HDMI_ACR_N_44, mask_sh),\
/linux-6.12.1/drivers/gpu/drm/radeon/
Drv770d.h794 # define HDMI_ACR_N_44(x) (((x) & 0xfffff) << 0) macro
Devergreend.h648 # define HDMI_ACR_N_44(x) (((x) & 0xfffff) << 0) macro
/linux-6.12.1/drivers/gpu/drm/amd/amdgpu/
Ddce_v6_0.c1453 tmp = REG_SET_FIELD(tmp, HDMI_ACR_44_1, HDMI_ACR_N_44, acr.n_44_1khz); in dce_v6_0_audio_set_acr()
Ddce_v10_0.c1502 tmp = REG_SET_FIELD(tmp, HDMI_ACR_44_1, HDMI_ACR_N_44, acr.n_44_1khz); in dce_v10_0_afmt_update_ACR()
Ddce_v11_0.c1551 tmp = REG_SET_FIELD(tmp, HDMI_ACR_44_1, HDMI_ACR_N_44, acr.n_44_1khz); in dce_v11_0_afmt_update_ACR()