Searched refs:DBUF_S1 (Results 1 – 5 of 5) sorted by relevance
/linux-6.12.1/drivers/gpu/drm/i915/display/ |
D | skl_watermark.c | 554 if (slice_mask & (BIT(DBUF_S1) | BIT(DBUF_S2))) in mbus_ddb_offset() 555 slice_mask = BIT(DBUF_S1); in mbus_ddb_offset() 863 [PIPE_A] = BIT(DBUF_S1), 869 [PIPE_B] = BIT(DBUF_S1), 875 [PIPE_A] = BIT(DBUF_S1), 888 [PIPE_A] = BIT(DBUF_S1), 895 [PIPE_B] = BIT(DBUF_S1), 902 [PIPE_A] = BIT(DBUF_S1), 903 [PIPE_B] = BIT(DBUF_S1), 926 [PIPE_A] = BIT(DBUF_S1) | BIT(DBUF_S2), [all …]
|
D | intel_display_device.c | 589 .dbuf.slice_mask = BIT(DBUF_S1), 718 .dbuf.slice_mask = BIT(DBUF_S1), \ 777 .dbuf.slice_mask = BIT(DBUF_S1) | BIT(DBUF_S2), \ 864 .dbuf.slice_mask = BIT(DBUF_S1) | BIT(DBUF_S2), \ 1024 .dbuf.slice_mask = BIT(DBUF_S1) | BIT(DBUF_S2) | BIT(DBUF_S3) | \ 1183 .dbuf.slice_mask = BIT(DBUF_S1) | BIT(DBUF_S2) | BIT(DBUF_S3) | \
|
D | intel_display_power.h | 288 DBUF_S1, enumerator
|
D | intel_display.h | 114 for ((__slice) = DBUF_S1; (__slice) < I915_MAX_DBUF_SLICES; (__slice)++) \
|
D | intel_display_power.c | 1095 slices_mask = BIT(DBUF_S1) | dev_priv->display.dbuf.enabled_slices; in gen9_dbuf_enable()
|