Home
last modified time | relevance | path

Searched refs:CLK_TOP_PEXTP_TL_P3_SEL (Results 1 – 2 of 2) sorted by relevance

/linux-6.12.1/include/dt-bindings/clock/
Dmediatek,mt7988-clk.h80 #define CLK_TOP_PEXTP_TL_P3_SEL 52 macro
/linux-6.12.1/drivers/clk/mediatek/
Dclk-mt7988-topckgen.c156 MUX_GATE_CLR_SET_UPD(CLK_TOP_PEXTP_TL_P3_SEL, "pextp_tl_p3_sel", pextp_tl_ck_parents, 0x050,