Home
last modified time | relevance | path

Searched refs:CLK_TOP_MSDC50_0_HCLK_SEL (Results 1 – 4 of 4) sorted by relevance

/linux-6.12.1/include/dt-bindings/clock/
Dmt6765-clk.h143 #define CLK_TOP_MSDC50_0_HCLK_SEL 108 macro
Dmt2712-clk.h142 #define CLK_TOP_MSDC50_0_HCLK_SEL 111 macro
/linux-6.12.1/drivers/clk/mediatek/
Dclk-mt2712.c661 MUX_GATE(CLK_TOP_MSDC50_0_HCLK_SEL, "msdc50_0_h_sel", msdc50_0_h_parents,
Dclk-mt6765.c409 MUX_GATE_CLR_SET_UPD_FLAGS(CLK_TOP_MSDC50_0_HCLK_SEL, "msdc5hclk",